Please use this identifier to cite or link to this item: http://dspace.dtu.ac.in:8080/jspui/handle/repository/701
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSINGH, YASHPAL-
dc.date.accessioned2011-01-05T11:24:50Z-
dc.date.available2011-01-05T11:24:50Z-
dc.date.issued2010-09-17-
dc.identifier.urihttp://dspace.dtu.ac.in:8080/jspui/handle/repository/701-
dc.descriptionME THESISen_US
dc.description.abstractThe growth of analog IC design has been impeded by the process technologies which are mostly optimized for digital applications only. With the evolution of submicron technologies such as 0.18 micron and 0.13 micron, the supply voltages have been reduced to 1.8 Volts and lower. This makes it difficult to design a voltage mode CMOS circuits with high linearity and wide dynamic range. Recently, current mode circuits have become a viable alternative for future applications because of their inherent advantages over voltage mode circuits. The System on Chip (SoC) technology is highly on demand for digital signal processing applications and wireless systems where it has the ability to provide high speed together with the minimum hardware. In SoC designs, analog and digital building blocks are generally integrated at the same chip. In this case, there should be some interfaces between them. Analog to Digital Converters (ADCs) are the most commonly used mixed-signal modules which tr...en_US
dc.language.isoenen_US
dc.relation.ispartofseriesTD662;78-
dc.subjectANALOGen_US
dc.subjectDIGITAL CONVERTERen_US
dc.titleREALIZATION OF CURRENT MODE AREA SPEED EFFICIENT ANALOG TO DIGITALCONVERTERen_US
Appears in Collections:M.E./M.Tech. Electronics & Communication Engineering

Files in This Item:
File Description SizeFormat 
Chap+1y.pdf6.17 MBAdobe PDFView/Open
CERTIFICATE1.pdf752.4 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.