Please use this identifier to cite or link to this item:
http://dspace.dtu.ac.in:8080/jspui/handle/repository/22972Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | GUPTA, SAURABH | - |
| dc.contributor.author | KUMAR, MAYANK (SUPERVISOR) | - |
| dc.date.accessioned | 2026-07-06T09:09:41Z | - |
| dc.date.available | 2026-07-06T09:09:41Z | - |
| dc.date.issued | 2026-05 | - |
| dc.identifier.uri | http://dspace.dtu.ac.in:8080/jspui/handle/repository/22972 | - |
| dc.description.abstract | This thesis introduces phase current balance control of fault-tolerant three-phase interleaved buck (FTTPIB) converter. The interleaving structure of the converter provides the fault-tolerant characteristics, which helps to improve reliability and makes it operational under fault conditions. The controller design ensures that the phase / inductor current in all three branches of the converter is balanced under circuit parasitic and open circuit switch fault conditions. Using interleaving structure of the FTTPIB converter i.e., equal phase shifting of the gate pulse, the converter reduces the output current ripple, which helps to provide better power quality under high current low voltage load applications such as electrolyzers. The structure also reduces stress on individual semiconductor devices. The phase current balance enables the equal current stress across each phase. The simulation results are captured using MATLAB/Simulink software to show the current balance characteristics of the converter under circuit parasitic and open circuit switch fault conditions. | en_US |
| dc.language.iso | en | en_US |
| dc.relation.ispartofseries | TD-8873; | - |
| dc.subject | PHASE CURRENT BALANCE CONTROL | en_US |
| dc.subject | FAULT-TOLERANT | en_US |
| dc.subject | NTERLEAVED BUCK CONVERTER | en_US |
| dc.subject | NON-IDEAL CIRCUIT CONDITIONS | en_US |
| dc.subject | FTTPIB | en_US |
| dc.title | PHASE CURRENT BALANCE CONTROL OF FAULT-TOLERANT THREE-PHASE INTERLEAVED BUCK CONVERTER UNDER NON-IDEAL CIRCUIT CONDITIONS | en_US |
| dc.type | Thesis | en_US |
| Appears in Collections: | M.E./M.Tech. Electrical Engineering | |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| SAURABH GUPTA M.Tech.pdf | 3.31 MB | Adobe PDF | View/Open | |
| SAURABH GUPTA plag.pdf | 3.24 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.



