Please use this identifier to cite or link to this item: http://dspace.dtu.ac.in:8080/jspui/handle/repository/22925
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKUMAR, PRASHANT-
dc.contributor.authorBhagat, Ram (SUPERVISOR)-
dc.date.accessioned2026-06-25T04:57:23Z-
dc.date.available2026-06-25T04:57:23Z-
dc.date.issued2026-05-
dc.identifier.urihttp://dspace.dtu.ac.in:8080/jspui/handle/repository/22925-
dc.description.abstractNanofarad-range capacitors are physically large, expensive, and prone to parasitic inductance at high frequencies—posing challenges in discrete-board prototyping, instrumentation, and wearable sensor front-ends. Active capacitance multipliers overcome this limitation by employing a compact physical capacitor and an active element to present a much larger equivalent capacitance to the circuit, with the multiplication factor set by external resistor ratios. Despite several published reali sations using operational transconductance amplifiers and current conveyors, a dis crete implementation based on the Positive Four-Terminal Floating Nullor (PFTFN) has not previously been reported. This dissertation report presents the design and PSpice simulation of a grounded capacitance multiplier using a Positive Four-Terminal Floating Nullor (PFTFN) realised using a discrete two-AD844 circuit. The circuit is derived by rearranging the passive elements of the Kumar–Senani inductance simulator [4], replacing the grounded inductor with a grounded capacitor via a single component substitution. The proposed circuit offers three key advantages: (i) an externally resistor-tunable multiplication factor requiring no IC-level modifications; (ii) a lossless grounded capacitance under a matched-resistor condition; and (iii) a purely current-mode signal path consistent with the PFTFN port constraints. In the two-AD844 discrete realisation, both ICs operate from a ±5V dual supply and their inverting (X) terminals are connected together to approximate the PFTFN current-matching constraint. PSpice parametric sweep simulation confirms that a physical 1nF capacitor produces an equivalent capacitance of approximately 475pF at the baseline resistor setting, tunable down to approximately 205pF by varying a single resistor—a 2.3:1 tuning range. A further sweep confirms that the equivalent capacitance is insensitive to the output-branch resistor when the lossless matching condition holds, consistent with the analytical formula. The circuit maintains flat capacitance from 100Hz to approximately 10kHz, making it well suited to audio and biomedical signal processing applications.en_US
dc.language.isoenen_US
dc.relation.ispartofseriesTD-8833;-
dc.subjectCAPACITANCE MULTIPLIERen_US
dc.subjectDISCRETE ANALOG CIRCUITen_US
dc.subjectPSPICE SIMULATIONen_US
dc.subjectGROUNDED IMPEDANCE SIMULATORen_US
dc.subjectCURRENT-MODE SIGNAL PROCESSINGen_US
dc.subjectPFTFNen_US
dc.subjectAD844en_US
dc.titleDESIGN AND ANALYSIS OF PFTFN-BASED GROUNDED CAPACITANCE MULTIPLIERen_US
dc.typeThesisen_US
Appears in Collections:M.E./M.Tech. Electrical Engineering

Files in This Item:
File Description SizeFormat 
Prashant Kumar M.Tech.pdf3.33 MBAdobe PDFView/Open
Prashant Kumar plag.pdf9.21 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.