Please use this identifier to cite or link to this item: http://dspace.dtu.ac.in:8080/jspui/handle/repository/22689
Full metadata record
DC FieldValueLanguage
dc.contributor.authorDEVI, OINAM LOTIKA-
dc.contributor.authorSingh, Alka (SUPERVISOR)-
dc.date.accessioned2026-03-12T05:09:08Z-
dc.date.available2026-03-12T05:09:08Z-
dc.date.issued2026-02-
dc.identifier.urihttp://dspace.dtu.ac.in:8080/jspui/handle/repository/22689-
dc.description.abstractThe increasing integration of renewable energy sources into electrical power systems has necessitated advanced synchronization techniques for power electronics converters. This thesis investigates synchronization methods, with particular emphasis on Phase-Locked Loop (PLL) technologies, to address challenges in grid-integrated systems under various disturbances. The primary objective is to develop and validate enhanced synchronization algorithms that overcome limitations of conventional PLLs in applications including photovoltaic systems, doubly fed induction generator (DFIG) wind energy converters, and electric vehicles. A comprehensive methodology combining mathematical modelling, stability analysis, extensive MATLAB Simulink simulations, and experimental validation using OPAL- RT real-time simulator was employed. Multiple PLL architectures were evaluated under abnormal grid conditions including voltage sags/swells, frequency jumps, DC offsets, and harmonic distortions. The research examined single-phase and three-phase PLLs, including Synchronous Reference Frame (SRF), Second-Order Generalized Integrator (SOGI), Least Mean Square (LMS), Least Mean Fourth (LMF), Modified Synchronous Reference Frame (MSRF), and fractional-order PLLs. Key findings demonstrate that the LMF PLL outperforms SRF PLL under phase shift and frequency change disturbances, while Type III Enhanced PLL exhibits superior frequency response with polluted grid voltage and DC offset. The proposed fractional- order FO-LPFO-PI MSRF-PLL with optimized parameters shows enhanced stability during grid abnormalities. Additionally, the novel H-LMS-SOGI PLL architecture provides exceptional dynamic responses, surpassing conventional structures under all adverse grid conditions tested. Experimental validation of DFIG systems with LMF- PLL confirms satisfactory performance under variable wind speeds and grid disturbances. This research significantly contributes to grid stability and renewable energy integration by providing validated solutions for maintaining reliable power system operation with high penetration of distributed energy resources. The dual validation approach ensures practical applicability, offering a comprehensive framework for xxi designing robust power electronics-based systems capable of handling complex grid disturbances in modern power networks.en_US
dc.language.isoenen_US
dc.relation.ispartofseriesTD-8628;-
dc.subjectSYNCHRONIZATION TECHNIQUESen_US
dc.subjectPOWER ELECTRONIC CONVERTERSen_US
dc.subjectPHASE-LOCKED LOOP (PLL)en_US
dc.subjectDFIG SYSTEMSen_US
dc.titleDESIGN AND ANALYSIS OF SYNCHRONIZATION TECHNIQUES FOR CONTROL OF POWER ELECTRONIC CONVERTERSen_US
dc.typeThesisen_US
Appears in Collections:Ph.D. Electrical Engineering

Files in This Item:
File Description SizeFormat 
OINAM LOTIKA DEVI Ph.D..pdf22.06 MBAdobe PDFView/Open
OINAM LOTIKA DEVI plag..pdf21.53 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.