Please use this identifier to cite or link to this item:
http://dspace.dtu.ac.in:8080/jspui/handle/repository/20644
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | NAIR, SREELEKSHMI R | - |
dc.date.accessioned | 2024-08-05T08:17:16Z | - |
dc.date.available | 2024-08-05T08:17:16Z | - |
dc.date.issued | 2021-01 | - |
dc.identifier.uri | http://dspace.dtu.ac.in:8080/jspui/handle/repository/20644 | - |
dc.description.abstract | Electronic integrated circuit scaling, predicted by Moore, has been the driving force of the developments in semiconductor industry. But in the recent years, the rate predicted by Moore’s law has deteriorated but the ever-increasing demand for energy-efficient and high-performance computing is still on the rise. Novel structures of transistors have already been developed to sustain the rate dictated by Moore’s law. The current issues in the state-of-the-art CMOS technology are the interconnect bottleneck and heat management, which can be solved to an extent by employing light in the bottom layers of the circuit. To enable this, optical waveguides and devices must be scaled beyond the diffraction limit of light and it is enabled by plasmonics which provide subwavelength-scale confinement of light. In plasmonics, surface plasmon polaritons (SPPs) is a key area for wave computing applications. SPPs are electromagnetic waves coupled to electron oscillations, supported by a metal-dielectric interface. The dispersion relation for SPPs yields the subwavelength-scale confinement. The electric field amplitude of the SPP wave decays exponentially perpendicular to the direction of propagation i.e, Transverse Magnetic mode is supported. This decay depends on the material in which the SPP wave resides and this results in a tradeoff between propagation length and confinement. So different waveguide topologies are suited for specific applications. This works shows the theoretical details of surface plasmon polaritons and micro ring resonators in the point od view of employing them to realize all optical logic computing. A basic SOI ring resonator is implemented using 3-D FDTD in Lumerical FDTD Solver and various fields, on and off resonance were plotted. Further a Silver-Air-Silver Metal-Insulator-Metal waveguide is used to design an all optical NOT logic and various fields were observed using 2-D FDTD when input is enabled and disabled. Perfectly Matched Boundary Conditions were applied in both cases. | en_US |
dc.language.iso | en | en_US |
dc.relation.ispartofseries | TD-7057; | - |
dc.subject | OPTICAL LOGIC GATES | en_US |
dc.subject | PLASMONIC RING RESONTORS | en_US |
dc.subject | SURFACE PLASMON POLARITONS | en_US |
dc.subject | FDTD | en_US |
dc.title | ALL OPTICAL LOGIC GATES USING PLASMONIC RING RESONTORS | en_US |
dc.type | Thesis | en_US |
Appears in Collections: | M.E./M.Tech. Electronics & Communication Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
SREELEKSHMI R NAIR M.Tech..pdf | 1.7 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.