Please use this identifier to cite or link to this item: http://dspace.dtu.ac.in:8080/jspui/handle/repository/19891
Full metadata record
DC FieldValueLanguage
dc.contributor.authorYADAV, MAHIMA SINGH-
dc.date.accessioned2023-06-14T05:43:09Z-
dc.date.available2023-06-14T05:43:09Z-
dc.date.issued2023-05-
dc.identifier.urihttp://dspace.dtu.ac.in:8080/jspui/handle/repository/19891-
dc.description.abstractIn an attempt to study various comparators, a comparative analysis of different dynamic latch comparators have been performed. The performance of the conventional dynamic latch comparator, Double tail dynamic latch comparator, charge sharing dynamic comparator and modified double tail dynamic latch comparator have been done to display the improvements achieved. Further a new circuit has been proposed displaying the same functionality. Transient analysis has been observed for each circuit. Effect of delay on circuit’s robustness in form of Monte Carlo Simulations has been performed. As the need for low power, high speed comparator’s is of utmost importance day by day, the circuits present a vivid picture of their performance. All the simulations are carried out using Cadence Virtuoso tool with a supply voltage of 1.5V, differential input voltage of 20mv and common mode voltage of 1.2V in 130 nm CMOS technology node at a temperature of 27-degree Celsius.en_US
dc.language.isoenen_US
dc.relation.ispartofseriesTD-6454;-
dc.subjectDYNAMIC LATCH COMPARATORen_US
dc.subjectMONTE CARLO SIMULATIONen_US
dc.titleA COMPARATIVE ANALYSIS AND DESIGN OF DYNAMIC LATCHED COMPARATORSen_US
dc.typeThesisen_US
Appears in Collections:M.E./M.Tech. Electronics & Communication Engineering

Files in This Item:
File Description SizeFormat 
Mahima Singh Yadav MTech.pdf4.53 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.