Please use this identifier to cite or link to this item: http://dspace.dtu.ac.in:8080/jspui/handle/repository/16816
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSINGH, RASHMI-
dc.date.accessioned2019-11-05T11:20:54Z-
dc.date.available2019-11-05T11:20:54Z-
dc.date.issued2019-07-
dc.identifier.urihttp://dspace.dtu.ac.in:8080/jspui/handle/repository/16816-
dc.description.abstractElectromigration and IR drop effects have been a reliability concern in IC design. Electromigration damages in interconnects is a well-known bottleneck of integrated circuits, as it is responsible for performance degradation, affecting parameters like delay, power and frequency. EMIR analysis is performed on two advanced technologies, BiCMOS technology and 3D Integrated technology. Main features of these technologies are discussed for better understanding. Testcases are made for EMIR analysis on these technologies. Schematic and testbench of testcases are made using Cadence Virtuoso. Simulations for EMIR are done on the layout of the testcase. EMIR analysis has been performed using three EDA tools, Synopsys Customsim-RA, Cadence VoltusFi and Ansys Totem. Concise EMIR results are presented for Cadence VoltusFi. Development of EMIR flow is done using QA Machine. Testcases for both the technologies are uploaded on QA Machine for automated testing of the EMIR flow. QA Machine test report is also presented.en_US
dc.language.isoenen_US
dc.relation.ispartofseriesTD-4640;-
dc.subjectEMIR ANALYSISen_US
dc.subjectNODESen_US
dc.subjectQA MACHINEen_US
dc.subjectEMIR FLOW DEVELOPMENTen_US
dc.titleENHANCED EMIR FLOW DEVELOPMENT FOR ADVANCED TECHNOLOGY NODESen_US
dc.typeThesisen_US
Appears in Collections:M.E./M.Tech. Electronics & Communication Engineering

Files in This Item:
File Description SizeFormat 
RASHMI SINGH 2K17VLS17.pdf1.55 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.