Please use this identifier to cite or link to this item:
http://dspace.dtu.ac.in:8080/jspui/handle/repository/16712
Title: | A FULLY DIGITAL TECHNIQUE FOR THE ESTIMATION AND CORRECTION OF DAC ERROR IN MULTI-BIT DELTA SIGMA ADC |
Authors: | JAIN, POOJA |
Keywords: | DIGITAL TECHNIQUE DAC ERROR DELTA SIGMA ADC |
Issue Date: | Jul-2019 |
Series/Report no.: | TD-4559; |
Abstract: | A new advanced strategy has been proposed and actualized to detect and remove DAC noise used in the feedback loop of Delta Sigma ADC comprising multi-bit quantizer. The technique has been intended for fast and high-resolution systems where the mismatch error shaping becomes incapable. The system has following highlights: First, it does not require any additional analog hardware. Second, the technique keeps running in the background and Third, the technique works under exceptionally low Oversampling Ratios (OSRs). The procedure can possibly enhance the ADC output by improving the Signal to Noise Distortion Ratio excessively near that of the perfect case. The strategy demonstrates its adequacy in evacuating the DAC noise and enhancing the resolving power of the test ADC under small OSRs. The presentation of the proposed method has been confirmed with MATLAB reproductions. |
URI: | http://dspace.dtu.ac.in:8080/jspui/handle/repository/16712 |
Appears in Collections: | M.E./M.Tech. Electronics & Communication Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
2k17_vls_16_ pooja_jain.pdf | 2.61 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.