Please use this identifier to cite or link to this item:
http://dspace.dtu.ac.in:8080/jspui/handle/repository/14145
Title: | DESIGN OF HIGH GAIN LOW POWER AMPLIFIER |
Authors: | OJHA, RAM MOHAN |
Keywords: | HIGH GAIN LOW POWER AMPLIFIER PSPICE PMOS CMOS ANALOG ELECTRONICS |
Issue Date: | 17-Sep-2012 |
Series/Report no.: | TD 1008;102 |
Abstract: | The analog electronics circuits have been developed much better from the past few decades. The design of analog amplifier has become the field of attraction due to various changes in technology. Amplifier circuits are analog circuit which can be used anywhere in houses like in electronic appliances. A variety of these devices such as Operational Amplifier, Fully Differential Amplifier, Current Feedback and Current Conveyors are spread all over in the integration of such electronic devices. In analog processing system Operational Amplifier is considered as a key element. A CMOS single output two stage operational amplifier is presented which operates at 1.8 V power supply. It is designed to meet a set of provided specifications. The unique behavior of MOS transistor in sub-threshold region allows designer to work at both low input bias current and also at low voltage. This op-amp has very low standby power consumption with a high driving capability and operates at low voltage so that the circuit operates at low power. The op-amp provides a gain of 95.2 dB, -3db bandwidth of 80 Hz, phase margin of 64.60 and a unity gain bandwidth of 1.49 MHz for a load of 1 pF capacitor. This op-amp has a PSRR of 148.2 dB. It has a CMRR (dc) of 99.1 dB, and an output slew rate of 11.9 V/μs. The power consumption for the op-amp is 54.2 μW. The presented op-amp has Input Common Mode Range (ICMR) of 0.2V to 1.3V. The op-amp is designed in the 180 nm technology using the 180 nm technology library. The described op-amp is a simple two stage single ended op-amp which employs composite cascode technique. The input stage of the op-amp is a differential amplifier with an NMOS pair. The second stage of the operational amplifier is a simple PMOS common source amplifier. The second stage is used to increase the voltage swing at the output. The schematic of the operational amplifier has been designed and simulation is done using PSPICE simulator thereafter results are compared with the previous reported design. |
URI: | http://dspace.dtu.ac.in:8080/jspui/handle/repository/14145 |
Appears in Collections: | M.E./M.Tech. Electronics & Communication Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
cover page Ram Mohan Ojha.pdf | COVER | 43.75 kB | Adobe PDF | View/Open |
front pages Ram Mohan Ojha.pdf | CERTIFICATES | 255.85 kB | Adobe PDF | View/Open |
thesis last page Ram Mohan Ojha.pdf | CHAPTER | 4.91 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.