Please use this identifier to cite or link to this item: http://dspace.dtu.ac.in:8080/jspui/handle/repository/13879
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKUMAR, AJAY-
dc.date.accessioned2011-12-15T07:09:28Z-
dc.date.available2011-12-15T07:09:28Z-
dc.date.issued2011-12-15-
dc.identifier.urihttp://dspace.dtu.ac.in:8080/jspui/handle/repository/13879-
dc.descriptionM.TECHen_US
dc.description.abstractThis thesis presents the theory and a design method for distributed digital phase shifters, where both the phase‐error bandwidth and the return‐loss bandwidth are considered simultaneously. The proposed topology of each phase bit consists of a transmission‐line (TL) branch and a bandpass filter (BPF) branch. The BPF branch uses grounded shunt quarter wavelength stubs to achieve phase alignment with the insertion phase of the TL branch. By increasing the number of transmission poles of the BPF branch, the returnloss bandwidth can be increased. Analysis of the BPF topology with one, two, and three transmission poles is provided. The design parameters for 22.5 , 45 , 90 , are provided for bandwidths of 30%, 50%. The three bit digital phase shifter is designed with minimum phase shift of 22.50 and maximum phase provided is 157.50. Results of all three bit phase shifts are produced and their respective phase errors and return losses are compared.en_US
dc.language.isoenen_US
dc.relation.ispartofseriesTD 807;59-
dc.subjectDIGITAL PHASE SHIFTERen_US
dc.subjectPHASE ERROR BANDWIDTHen_US
dc.subjectRETURN LOSS BANDWIDTHen_US
dc.titleDESIGN OF DIGITAL PHASE SHIFTER WITH VARIOUS ORDERS OF BPFen_US
dc.typeThesisen_US
Appears in Collections:M.E./M.Tech. Electronics & Communication Engineering

Files in This Item:
File Description SizeFormat 
Ajay Thesis.pdf920.38 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.