Please use this identifier to cite or link to this item: http://dspace.dtu.ac.in:8080/jspui/handle/repository/13876
Full metadata record
DC FieldValueLanguage
dc.contributor.authorGUPTA, PIYUSH-
dc.date.accessioned2011-12-15T07:08:17Z-
dc.date.available2011-12-15T07:08:17Z-
dc.date.issued2011-12-15-
dc.identifier.urihttp://dspace.dtu.ac.in:8080/jspui/handle/repository/13876-
dc.descriptionM.TECHen_US
dc.description.abstractThe exponentially increasing demands for computationally intensive real-time signal processing applications outpace the performance improvements of each new generation of processors. With each passing year, more applications require tremendous computing capabilities that current processors cannot achieve. By coordinating the activities of individual processors, parallel processing offers the performance required by these applications. DSP applications are particularly suited for parallel processing because they are computationally intensive, highly parallel, highly structured, and often, periodic. Moreover, parallel multiprocessor systems have many benefits over single-processor systems. Parallel multiprocessor systems have virtually unlimited performance, better fault tolerance, scalability, flexibility, and upgradability. For these reasons, many high-end DSP applications, such as imaging, graphics, and data processing already benefit from parallel processing.en_US
dc.language.isoenen_US
dc.relation.ispartofseriesTD 794;64-
dc.subjectMSP430en_US
dc.subjectVIRTEX-4en_US
dc.subjectPARALLEL ARCHITECTUREen_US
dc.subjectSIGNAL PROCESSINGen_US
dc.subjectPARALLEL MULTI PROCESSORen_US
dc.titleDESIGN OF PARALLEL ARCHITECTURE USING MSP430 & VIRTEX-4en_US
dc.typeThesisen_US
Appears in Collections:M.E./M.Tech. Electronics & Communication Engineering

Files in This Item:
File Description SizeFormat 
front pages.pdfCOVER91.31 kBAdobe PDFView/Open
thesis.pdfMAIN815.96 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.