Please use this identifier to cite or link to this item:
http://dspace.dtu.ac.in:8080/jspui/handle/repository/13229
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | MAHESHWARI, ANKITA | - |
dc.date.accessioned | 2011-02-11T11:10:34Z | - |
dc.date.available | 2011-02-11T11:10:34Z | - |
dc.date.issued | 2007-09-12 | - |
dc.identifier.uri | http://dspace.dtu.ac.in:8080/jspui/handle/repository/13229 | - |
dc.description | me thesis | en_US |
dc.description.abstract | This dissertation describes a prototype Supervisory Control and Data Acquisition System that has been implemented on FPGA (Field Programmable Gate Array) kit. The SCADA system has been designed and programmed into ACEX50K FPGA device and has been modeled using VHDL programming environment. VHDL is a Hardware Description Language used for modeling digital systems and provides an extensive range of modeling capabilities. The designed system provides the basic facilities of the SCADA along with the advantages of high speed, high accuracy, negligible & predictable delay, no mechanical components, purely digital system facilitated by the FPGA. The system is implemented on UVLSI-201 Trainer kit which includes an FPGA chip and a general purpose input-output board. Eight multiplexer channels on the GPIO board acquire the analog data and the data is converted into digital form using ADC 0808 provided on the GPIO board. The control signals for the operation of ADC are generated by the FPGA. The... | en_US |
dc.language.iso | en | en_US |
dc.relation.ispartofseries | TD-355;84 | - |
dc.subject | FPGA | en_US |
dc.subject | DATA ACQUISITION | en_US |
dc.title | SUPERVISORY CONTROL AND DATA ACQUISITION | en_US |
Appears in Collections: | M.E./M.Tech. Control and Instumentation Engineering |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
ankita.doc | 9.33 MB | Microsoft Word | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.