Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Help
Sign on to:
My DSpace
Receive email
updates
Edit Profile
DSpace
JSPUI
DSpace preserves and enables easy and open access to all types of digital content including text, images, moving images, mpegs and data sets
Learn More
DSpace @ Delhi Technological University
Search
Search:
All of DSpace
Electronics & Communication Engineering Department
M.E./M.Tech. Electronics & Communication Engineering
for
Current filters:
Title
Author
Subject
Date Issued
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Start a new search
Add filters:
Use filters to refine the search results.
Title
Author
Subject
Date Issued
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 1-10 of 10 (Search time: 0.001 seconds).
previous
1
next
Item hits:
Preview
Issue Date
Title
Author(s)
2006-12-18
IMPLEMENTATION OF UNIVERSAL ASYNCHRONOUS TRANSMITTER RECIVER (UART) USING FPGA TECHNOLOGY
PAL, VIJAY
2008-01-03
IMPLEMENTATION OF SHA ALGORITHM USING VHDL FOR HARDWARE SECURITY
MEENAKSHI
2006-07-18
DESIGN AND IMPLEMENTATION OF SYNCHRONIZATION AND SWITCHING COMPONENTS IN DIGITAL NETWORKS WITH FPGA
KUMAR, PRAVEEN
2006-06-22
WAVELET TRANSFORM BASED ADAPTIVE IMAGE COMPRESSION ON FPGA
SHARMA, MANOJ
2014-07
REALIZATION OF ADDRESS GENERATOR FOR WIMAX USING FPGA
KHALATKAR, AKSHAY
2017-07
VERILOG IMPLEMENTATION OF DIGITAL IMAGE WATERMARKING
SATYAN
2021-08
STUDY AND FPGA BASED DESIGN OF BUS PROTOCOLS
CHAUHAN, DEEPAK
2022-05
STUDY AND DESIGN OF FPGA BASED FULLY CONNECTED NEURAL NETWORKS
BISHT, KULDEEP SINGH
2022-05
DESIGN AND IMPLEMENTATION OF UART USING VERILOG
MISHRA, MANISHA
2023-05
FPGA IMPLEMENTATION OF OPTIMIZED AES ALGORITHM FOR MULTIMEDIA MESSAGES
KALA, JAIDEEP
Discover
Subject
2
VERILOG
1
ADVANCED ENCRYPTION STANDARD
1
Algorithm
1
AMBA
1
BUS PROTOCOLS
1
BWA
1
DEINTERLEAVER
1
DIGITAL WATERMARKING
1
DIGITAL IMAGES
1
DIGITAL NETWORKS
.
next >
Date issued
4
2020 - 2023
2
2010 - 2019
4
2006 - 2009