<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xmlns:dc="http://purl.org/dc/elements/1.1/">
  <title>DSpace Community:</title>
  <link rel="alternate" href="http://dspace.dtu.ac.in:8080/jspui/handle/123456789/188" />
  <subtitle />
  <id>http://dspace.dtu.ac.in:8080/jspui/handle/123456789/188</id>
  <updated>2026-04-28T06:47:00Z</updated>
  <dc:date>2026-04-28T06:47:00Z</dc:date>
  <entry>
    <title>STUDY AND IMPLEMENTATION OF THRESHOLD TYPE BINARY MEMRISTOR EMULAT</title>
    <link rel="alternate" href="http://dspace.dtu.ac.in:8080/jspui/handle/repository/18964" />
    <author>
      <name>ROY, JULI KUMARI</name>
    </author>
    <id>http://dspace.dtu.ac.in:8080/jspui/handle/repository/18964</id>
    <updated>2022-02-21T08:52:14Z</updated>
    <published>2021-06-01T00:00:00Z</published>
    <summary type="text">Title: STUDY AND IMPLEMENTATION OF THRESHOLD TYPE BINARY MEMRISTOR EMULAT
Authors: ROY, JULI KUMARI
Abstract: Memristor is a fourth basic circuit element which depicts the relationship between charge&#xD;
(q) and flux (&#x1d7c7;). There is a lean presence of fabricated memristors in the market due to&#xD;
complexities involved in its processing. Therefore, significant research efforts are made&#xD;
towards presenting emulators that mimic memristor behaviour.&#xD;
In this project, new memristor emulator circuit has been designed based on DVCC and&#xD;
CFOA. The emulator consists of subtractor, inverting amplifier, integrator, bistable&#xD;
circuit, inverting summing amplifier, multiplier and voltage into current to ensures&#xD;
floating characteristic of the emulator. The subtractor senses the memristor voltage. The&#xD;
diodes in anti-parallel configuration provides threshold sensitive behaviour of the&#xD;
emulator which may be adjusted by resistor ratio. The integrator ensures the dependence&#xD;
of memductance on history state. The bistable circuit provides non-volatility and bistable&#xD;
properties of the emulator. The proposed circuit uses lesser number of resistor than the&#xD;
available binary memristor circuit. The proposal has been verified through Pspice&#xD;
simulations.</summary>
    <dc:date>2021-06-01T00:00:00Z</dc:date>
  </entry>
  <entry>
    <title>ASSESSING AND IMPROVING URBAN SANITATION - A CASE STUDY APPROACH OF ODISA INTEGRATED SANITATION IMPROVEMENT PROJECT</title>
    <link rel="alternate" href="http://dspace.dtu.ac.in:8080/jspui/handle/repository/14810" />
    <author>
      <name>SAHOO, SANKALP SWASTIK</name>
    </author>
    <id>http://dspace.dtu.ac.in:8080/jspui/handle/repository/14810</id>
    <updated>2016-06-06T05:49:26Z</updated>
    <published>2016-05-01T00:00:00Z</published>
    <summary type="text">Title: ASSESSING AND IMPROVING URBAN SANITATION - A CASE STUDY APPROACH OF ODISA INTEGRATED SANITATION IMPROVEMENT PROJECT
Authors: SAHOO, SANKALP SWASTIK
Abstract: The present rate of techno-economic advancement has outpaced our ability to conform to many facets in our daily life. The development in the sanitation system, particularly, urban sanitation, has remained, mostly, sluggish. Behavioural change coupled with technological metamorphosis are the most important factors towards overhauling the present urban sanitation system in India. The Odisha Integrated Sanitation Improvement Project funded by JICA, aims at improving the sanitation system in the capital city of Bhubaneswar. Though the city is the capital of the state with a copious supply of water, it has no conventional Wastewater Treatment facility or any centralized sewerage system. Even though the project report was prepared in 2005, rapid development of the city due to an unforeseen increase in immigrants and the extension of the city limits saw a strain on the city’s supplies. At the same time, the waste generation, in the area under consideration increased by almost 55% - an increase unforeseen within such a short span of time. Since the project work is still going on, there is a possibility to change some of the design criteria to account for the newer trends in population. But before that specific studies have to be undertaken to know the degree or extent of the change and in what aspects. This dissertation aims at doing the same. The waste water quality in District-VI - the project area, has been carefully analysed for any changes with respect to the earlier data obtained in 2005. The data shows a huge difference in the quality of waste water owing to the socio-economic transition in the city. Further, an abnormal increase in the coliform levels and a rapid&#xD;
2 | P a g e&#xD;
deterioration in the DO levels show the alarming nature of the change within a few years. Subsequent design changes have to be done in the sewerage network. Further, the process identification for STP has also been recommended to be changed from SBR to one of activated sludge with recent research regarding electricity generation from the process being also given secondary priority. Lastly, in the areas where the project is going on, a study of the sustainability indicators was done and relevant public opinion was solicited, documented, analysed and solutions recommended. Amalgamating all the above aims so as to ensure sustainability, efficiency and acceptability of the project has been the focus of this dissertation.</summary>
    <dc:date>2016-05-01T00:00:00Z</dc:date>
  </entry>
  <entry>
    <title>CLUSTERING IN WSN USING FIREFLY ALGORITHM</title>
    <link rel="alternate" href="http://dspace.dtu.ac.in:8080/jspui/handle/repository/14775" />
    <author>
      <name>SINGH, PRITI</name>
    </author>
    <id>http://dspace.dtu.ac.in:8080/jspui/handle/repository/14775</id>
    <updated>2016-05-12T12:52:34Z</updated>
    <published>2016-05-01T00:00:00Z</published>
    <summary type="text">Title: CLUSTERING IN WSN USING FIREFLY ALGORITHM
Authors: SINGH, PRITI</summary>
    <dc:date>2016-05-01T00:00:00Z</dc:date>
  </entry>
  <entry>
    <title>PERFORMANCE ANALYSIS OF MWOOC AND OCFHC/OOC OPTICAL ORTHOGONAL CODES</title>
    <link rel="alternate" href="http://dspace.dtu.ac.in:8080/jspui/handle/repository/14725" />
    <author>
      <name>HAYARAN, TARUN SINGH</name>
    </author>
    <id>http://dspace.dtu.ac.in:8080/jspui/handle/repository/14725</id>
    <updated>2016-05-12T12:44:44Z</updated>
    <published>2016-05-01T00:00:00Z</published>
    <summary type="text">Title: PERFORMANCE ANALYSIS OF MWOOC AND OCFHC/OOC OPTICAL ORTHOGONAL CODES
Authors: HAYARAN, TARUN SINGH
Abstract: With the rising challenges of coping up with the effective utilization of bandwidth due to increasing number of users in communication system, it is our utmost requirement to reduce the probability of bit error i.e. bit error rate as far as possible.&#xD;
The large bit error rate degrades the signal to noise ratio at the receiver end. The bit error rate arises due to the fact that when various user communicate using a single channel, there arises significant amount of interference and crosstalk in channel which are responsible for the reason of degradation of signal to noise ratio at receiver.&#xD;
Here we are introducing couple of coding techniques which reduce the bit error rate by using optical CDMA techniques. These techniques are MWOOC and OCFHC / OOC codes. The bit error rate of the system employing these coding techniques are evaluated and then there performance and their impact on decreasing in effective bit error rate of the system is evaluated for several users communicating over a channel.&#xD;
Their mathematical analysis and simulation is done which reveals the effectiveness of these coding techniques in reducing the bit error rate of systems.</summary>
    <dc:date>2016-05-01T00:00:00Z</dc:date>
  </entry>
</feed>

