

DESIGN AND PERFORMANCE OPTIMIZATION OF NANO SCALE VEDIC MULTIPLIER ARCHITECTURE

A Thesis Submitted
In Partial Fulfillment of the Requirements
for the Degree of

DOCTOR OF PHILOSOPHY

by

Hemanshi Chugh
(2K20/PHDEC/508)

Under the Supervision of
Dr. Sonal Singh
Assistant Professor



Department of Electronics and Communication Engineering

DELHI TECHNOLOGICAL UNIVERSITY
(Formerly Delhi College of Engineering)
Shahbad Daulatpur, Main Bawana Road, Delhi-110042. India

July, 2026

© DELHI TECHNOLOGICAL UNIVERSITY, DELHI, 2026
ALL RIGHTS RESERVED

Acknowledgements

“Success is not final, failure is not fatal: It is the courage to continue that counts.”

— Winston Churchill

As I reach the culmination of this long and intellectually fulfilling journey, I am overwhelmed with gratitude for the many individuals whose guidance, encouragement, and unwavering support have enabled me to bring this research work to completion. It is a privilege to acknowledge each one of them, whose presence: direct or subtle, has made a profound impact on this endeavor.

First and foremost, I bow my head in reverence to the Almighty, whose grace has been my greatest strength and constant companion throughout this journey. The divine light and inner faith have helped me persevere through challenges and celebrate moments of triumph.

I am deeply grateful to Dr. Sonal Singh, my research supervisor in the Department of Electronics and Communication Engineering, Delhi Technological University, Delhi. Her astute guidance, generous mentorship, and persistent encouragement greatly impacted the formulation and execution of this research. I am truly indebted to her for her belief in my potential and for nurturing my academic growth with patience and clarity.

I am equally thankful to Prof. O. P. Verma, Head of the Department, ECE, DTU, for his visionary leadership, constant support, and encouragement throughout my doctoral research. I gratefully acknowledge the department’s faculty and staff for their support, enriching academic atmosphere, and access to necessary resources that facilitated this thesis.

A special mention goes to Dr. Rohit Kumar, Assistant Professor, ECE Department, DTU, whose unparalleled support and out-of-the-way efforts in motivating me have made a lasting impact. His enthusiasm, timely advice, and reassuring presence added immense value to my journey; both professionally and personally.

I remain ever indebted to my family who have been my pillars of strength. I am endlessly grateful to my beloved parents, Mr. Krishan Baldev Chugh and Mrs.

Sunita Chugh, whose boundless love, quiet sacrifices, and unwavering faith in me have been the bedrock of all that I have accomplished. Their resilience in the face of every challenge and their constant presence have given me the courage to move forward. Every achievement of mine is a reflection of their selfless support and tireless prayers.

To my dearest brother, Mr. Dhruv Chugh, and my ever-encouraging sister, Mrs. Aparna Arora; thank you for being my cheerleaders in both triumph and despair. Aparna's boundless warmth and the innocent smiles of her sweetest twins, Gauri and Shivaay Arora, filled my heart with joy and reminded me of life's beautiful simplicities, especially in moments when the weight of this journey seemed too much to bear.

To my life partner, Mr. Chirag Malhotra, your love has been my constant strength, and your unwavering faith in me, the light that guided me through the darkest hours. In every moment of self-doubt, you stood by me as the calm in my storms. I truly could not have come this far without you walking with me every step of the way.

I extend my deepest appreciation to my close friend, Kamya Dhingra, for being a steadfast pillar of emotional strength, inspiration, and laughter. Your presence has made this journey lighter and brighter.

My heartfelt thanks go out to my DTU circle: Aashania Antil, Neha Sharma, and Gaurav Kumar. Your companionship, academic camaraderie, and those unforgettable moments of celebration and togetherness helped transform this journey into a collection of memories I will cherish for a lifetime.

To my friends Divya Bhayana, Aapurva Kaul, Vishal Chowdhary, Rohit Khandekar, Vijay, and Anil Kumar, thank you for filling my days with joy, encouragement, and lively conversations. Each of you contributed in your unique way and made this journey lighter and brighter.

Lastly, I express gratitude to Delhi Technological University, Delhi, for providing the research infrastructure, resources, and academic environment necessary to complete this work.

This thesis is a tribute to all of you. Your presence in my life has not only enriched this academic milestone but also shaped me as a person. I carry forward your kindness and inspiration in every step I take beyond this chapter.

HEMANSHI CHUGH



DELHI TECHNOLOGICAL UNIVERSITY

formerly Delhi College of Engineering
Shahbad Daulatpur, Main Bawana Road,
Delhi-110042

Candidate's Declaration

I, **Hemanshi Chugh**, hereby certify that the work which is being presented in the thesis titled “**Design and Performance Optimization of Nano Scale Vedic Multiplier Architecture**”, in partial fulfillment of the requirements for the award of the Degree of Doctor of Philosophy, submitted in the Department of **Electronics and Communication Engineering**, Delhi Technological University is an authentic record of my own work carried out during the period from **January 2021** to **July 2025** under the supervision of **Dr. Sonal Singh**.

The matter presented in the thesis has not been submitted by me for the award of any other degree of this or any other Institute.

Candidate's Signature

This is to certify that the student has incorporated all the corrections suggested by the examiners in the thesis and the statement made by the candidate is correct to the best of our knowledge.

Signature of Supervisor

Signature of External Examiner



DELHI TECHNOLOGICAL UNIVERSITY

formerly Delhi College of Engineering
Shahbad Daulatpur, Main Bawana Road,
Delhi-110042

Certificate by the Supervisor

Certified that **Hemanshi Chugh** (Enrollment No.: 2K20/PHDEC/508) has carried out their research work presented in this thesis titled “**Design and Performance Optimization of Nano Scale Vedic Multiplier Architecture**” for the award of **Doctor of Philosophy** in the Department of Electronics and Communication Engineering, Delhi Technological University, under my supervision. The thesis embodies results of original work and studies are carried out by the student herself and the contents of the thesis do not form the basis for the award of any other degree to the candidate or anybody else from this or any other University/Institution.

Dr. Sonal Singh

Supervisor

Department of ECE

Delhi Technological University,

Delhi-110042, India

Place: Delhi

Date: July 27, 2026

*With deep gratitude, I dedicate this thesis to my parents,
Mr. Krishan Baldev Chugh and Mrs. Sunita Chugh,
and to my dear husband, Mr. Chirag Malhotra,
for their boundless support, constant encouragement,
and unconditional love that made this achievement possible.*

Abstract

The persistent trend towards device miniaturization of electronic devices has made apparent the structural and operational limitations of the conventional CMOS technology such as increased leakage currents, excessive power dissipation, and challenges in further scaling. These issues have become critical bottlenecks to the sustained evolution of high-performance, energy-efficient computing systems. Thus, it is imperative to explore alternative paradigms that can sustain the trajectory of Moore's law while overcoming the inherent drawbacks of conventional transistor-based designs.

Quantum-Dot Cellular Automata (QCA) has emerged as a compelling post-CMOS technology, offering computation through the manipulation of electron positions rather than current flow. This unique mechanism enables ultra-low power operation, high device density, and fast switching speeds, positioning QCA as a promising candidate for next-generation nanoelectronic circuits.

This thesis aligns with this paradigm shift by addressing the critical challenge of efficient multiplier design through the integration of Vedic mathematics with QCA and reversible logic principles.

The primary objective of this research is to develop scalable, low-power Vedic multiplier architectures that are both computationally efficient and suitable for nanoelectronic implementation. To achieve this, the research begins with the development and evaluation of novel 4-bit and 8-bit CMOS-based Vedic multiplier architectures, establishing a performance baseline and highlighting the constraints posed by CMOS technology in terms of energy and delay.

Building on this foundation, the research transitions into the QCA domain, where energy efficient adder layouts such as half adder and full adder are designed with only

23 and 40 QCA cells respectively which serve as building blocks for advanced adders such as Ripple Carry Adders (RCAs) and Carry Save Adders (CSAs). These designs incorporate coplanar and multilayer crossover strategies to address interconnect complexity while minimizing area and latency. It can be noted that the suggested RCA and CSA designs demonstrate notable improvements in designs metrics and outperform the latest reported design in terms of quantum cost by 38% and 68.9% respectively. Further, a comprehensive evaluation of energy efficiency, and thermal behavior under varying cell sizes is conducted using QCADesigner-E and QCAPro tools. The obtained results validate the energy-efficient characteristics of the proposed circuits, with the RCA and CSA exhibiting very low energy dissipation values of $5.27 \times e - 003 \text{ eV}$ and $9.68 \times e - 002 \text{ eV}$, respectively. Leveraging these optimized adder designs, the research further proposes novel Vedic multiplier architectures with significant improvements in computational efficiency and an impressive 81.35% reduction in cost with a reduced number of crossovers as compared to the recent single-layer design underscoring its suitability for nanoelectronic applications.

In the final phase, the study introduces reversible logic into the QCA framework to further enhance energy efficiency and reduce computational overhead. Accordingly, a reversible Vedic multiplier (RVM) is developed using optimized co-planar implementations of the Peres and BVPPG gates, requiring only 221 QCA cells with a very small latency of 1.5 clock cycles and total energy dissipation of $5.58 \times e - 002 \text{ eV}$ while also reducing the number of constant inputs and garbage outputs.

Collectively, these contributions reflect a systematic and innovative approach to arithmetic circuit design, combining ancient computational methods with emerging nanoelectronic technologies. The proposed architectures exhibit strong potential for use in high-performance, low-power applications such as signal processing, cryptography, biomedical electronics, and next-generation arithmetic processors.

List of Publications

SCI/SCIE Journals

1. **Hemanshi Chugh** and Sonal Singh (2026). Robust Coplanar Designs of Reversible Peres and BVPPG Gate in QCA Framework for Highly Efficient Vedic Multiplier Implementations, *Physica Scripta*, 101, 245909.
(IOP Publishing, Impact Factor 2.6)
DOI: <https://doi.org/10.1088/1402-4896/ae783d>
2. **Hemanshi Chugh** and Sonal Singh (2025). Thermally stable and cost-efficient QCA-based co-planar design of a 4-Bit CSA with optimized cell size scaling, *Analog Integrated Circuits and Signal Processing*, 125(2), p.37.
(Springer, Impact Factor 1.4)
DOI: 10.1007/s10470-025-02510-0
3. **Hemanshi Chugh** and Sonal Singh (2025). An energy and cost-effective realization of high-performance single-layer vedic multiplier in quantum-dot cellular automata, *Physica Scripta*, 100, 065112.
(IOP Publishing, Impact Factor 2.6)
DOI: 10.1088/1402-4896/add2ae
4. **Hemanshi Chugh** and Sonal Singh (2025). Efficient quantum-dot adder optimization and analysis for future circuits, *International Journal of Electronics*, 112(9), 2006-2026.
(Taylor & Francis, Impact Factor 1.2)
DOI: 10.1080/00207217.2024.2408799
5. **Hemanshi Chugh** and Sonal Singh (2024). Systematic exploration of N-Bit Vedic multipliers: A roadmap of technological approaches in pursuit of future trends. *Nano Communication Networks*, 100529.
(Elsevier, Impact Factor 2.9)
DOI: 10.1016/j.nancom.2024.100529
6. **Hemanshi Chugh** and Sonal Singh (2024). Efficient co-planar adder designs in quantum dot cellular automata: Energy and cost optimization with crossover elimination, *Integration*, 94, p.102103.

(Elsevier, Impact Factor 2.2)
DOI: 10.1016/j.vlsi.2023.102103

IEEE International Conferences

1. **Hemanshi Chugh**, and Sonal Singh, “Design and implementation of a high-performance 4-bit Vedic multiplier using a novel 5-bit adder in 90 nm technology” in 2022 10th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions)(ICRITO), 2022, pp. 1-6, IEEE.
DOI: 10.1109/ICRITO56286.2022.9964936
2. **Hemanshi Chugh**, and Sonal Singh, “Parametrical analysis and thermal sensitivity study of 8-bit Vedic multiplier”, In 2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT), 2023, pp. 1-6, IEEE.
DOI: 10.1109/ICCCNT56998.2023.10306486

Contents

Acknowledgements	iii
Candidate's Declaration	v
Certificate by the Supervisor	vi
Abstract	viii
List of Publications	x
List of Figures	xviii
List of Tables	xxi
List of Abbreviations	xxi
List of Symbols	xxiv
1 Introduction	1
1.1 An Insight into Vedic Mathematics Sutras	2
1.2 Urdhva Tiryagbhyam: A Path to Efficient Computation	3
1.3 Understanding Quantum-Dot Cellular Automata: A New Era in Computing	6
1.3.1 The Essentials of QCA: A Foundational Overview	6
1.4 Research Gaps	15
1.5 Research Objectives	16
1.6 Organization of Thesis	17
2 Literature Review and Design Strategies for Vedic Multipliers	19
2.1 Introduction	19
2.2 HDL Based Implementation Approaches of n-bit Vedic Multiplier . .	21
2.3 CMOS Based Implementation Approaches of n-bit Vedic Multiplier .	22
2.4 QCA Based Implementation Approaches of n-bit Vedic Multiplier . .	28
2.5 Discussion	34

2.6	Summary	40
3	Design of energy efficient n-bit Vedic multiplier architecture with improved electrical-parameters	42
3.1	Introduction	42
3.2	Schematic Representation and Simulation of n-bit Vedic Multipliers .	43
3.2.1	2-bit VM employing UT Sutra	43
3.2.2	4-bit VM employing UT Sutra	44
3.2.3	8-bit VM employing UT Sutra	47
3.3	Comprehensive Evaluation of N-bit Vedic Multipliers: Performance Metrics and Thermal Impact on Energy Consumption	48
3.4	Impact of Temperature Variation on Energy Consumption	50
3.5	Summary	52
4	Realisation of Majority gate-based adder circuits using different wire schemes in Quantum Dot Cellular Automata technology	53
4.1	Introduction	53
4.2	Efficient Co-Planar Adder Designs in Quantum Dot Cellular Automata	54
4.2.1	Analyzing Metrics for Proposed QCA Adder Designs	58
4.2.2	Realistic Clocks	60
4.2.3	Performance Comparison and Discussions	61
4.2.4	Energy Dissipation Analysis: Assessing Power Consumption .	64
4.3	Efficient Multilayer Quantum-Dot Adder Optimization and Analysis for Future Circuits	69
4.3.1	Implementation of n-bit RCA	70
4.3.2	QCA Cell-Size Scaling in QCADesigner-E	73
4.3.3	Energy Dissipation Analysis using QCADesigner-Ev2.2	77
4.3.4	Average Output Polarization Analysis	78
4.3.5	Quantitative Assessment of n-bit RCA Circuits: Key Design Metrics	80
4.4	An Efficient Co-Planar Design of Carry-Save Adder Circuit (QCA-3x4B-CSA) using Quantum-Dot Cellular Automata with Optimized Energy Dissipation	84
4.4.1	Proposed QCA-3x4B-CSA Circuit Implementation	84
4.4.2	Average Output Polarization	85

4.4.3	Energy Dissipation Analyses	85
4.4.4	Comparative Insights on Performance Metrics	88
4.5	Summary	90
5	Design and implementation of a cellular automata-based Vedic multiplier using designed adders to analyze performance in terms of complexity, area, delay, and cost functions	92
5.1	Introduction	92
5.2	Physical verification of half adder operation using Kink energy	93
5.3	Reliability Assessment and Defect Analyses of the Proposed Half Adder	95
5.4	Design and Implementation of the VM	100
5.5	Holistic Examination and Comparative Assessment of the Proposed Circuit	101
5.6	Comparative Analysis and Discussion	106
5.7	Summary	108
6	To develop a novel hybrid reversible Vedic multiplier in Quantum Cellular Automata technology	110
6.1	Introduction	110
6.2	Reversible Design Primitives	112
6.3	Related Works	113
6.4	QCA-based Designs of Reversible Logic Gates	114
6.4.1	RLG-Peres Gate	115
6.4.2	R-BVPPG Gate	116
6.5	Design and QCA Realization of Reversible Vedic Multiplier	119
6.5.1	Algorithmic basis of the Urdhva Tiryakbhyam sutra	119
6.5.2	Mathematical Derivation	120
6.5.3	QCA Realization and Simulation of RVM	122
6.5.4	Scalability Analysis and Applications	124
6.6	Comparative Analysis	125
6.6.1	Performance and Structural Analysis	125
6.6.2	Energy and Power Dissipation Analysis	127
6.7	Summary	129

7 Conclusion, Future Scope and Social Impact	131
7.1 Conclusion	131
7.2 Future Work and Social Impact	133
Bibliography	160
List of Publications	160
Plagiarism Verification Report	160
Curriculum Vitae	160

List of Figures

1.1	Basic multiplication process	1
1.2	Comparison of multipliers	2
1.3	Categorisation of Vedic sutras	3
1.4	2-bit VM basic module	4
1.5	General Vedic module for n-bit multiplication	5
1.6	Polarization states of QCA cell	7
1.7	Information transfer using QCA wire	8
1.8	Clock zones in QCA	9
1.9	QCA configurations for the circuits (a) INV1 (b) INV2 (c)MG1 (d)MG2	10
1.10	Logical AND and OR operation in QCA	12
1.11	Rotated coplanar crossover	12
1.12	Logical coplanar crossover	13
1.13	QCA multilayer crossover	14
2.1	VLSI design and implementation	20
2.2	The taxonomy of functional verification of Digital circuits	20
2.3	Timeline of the evolution of VM implementation approaches	34
2.4	Bit-wise classification of the research in Vedic Multiplier	40
3.1	Illustrative depiction of 2-bit UT based Vedic multiplication	42
3.2	Illustrative depiction	42
3.3	Standard CMOS Design of a 2-bit VM	43
3.4	Standard CMOS 4-bit VM	44
3.5	A novel 5-bit special adder	45
3.6	Proposed 4-bit VM using a special 5-bit adder	46
3.7	The proposed 8×8 Vedic multiplier	47
3.8	Comparative analysis of traditional and proposed VM implementations	49
3.9	Temperature-dependent energy consumption of the conventional and proposed VM	51
4.1	Types of simulation engines in QCA	54
4.2	Proposed half adder cell design in QCA	55

4.3	Proposed QCA-based full adder cell design	56
4.4	Verified truth table of proposed full adder	56
4.5	4-bit parallel binary adder	57
4.6	4-bit parallel binary adder QCA layout	57
4.7	The simulation of the suggested 4-bit parallel adder	58
4.8	QCA layout of 8-bit parallel adder	58
4.9	Full adder circuit using realistic USE clocking scheme	61
4.10	Proposed half adder vs. previous works: percentage improvement in design Metrics	62
4.11	Proposed full adder vs. previous works: percentage improvement in design Metrics	64
4.12	Proposed RCA vs. previous works: percentage improvement in design Metrics	65
4.13	Thermal distribution of the half adder circuit at $2 K$ with tunneling energies: (a) $E_k = 0.5$, (b) $E_k = 1.0$ and (c) $E_k = 1.5$	66
4.14	Thermal distribution of the full adder circuit at $2 K$ with tunneling energies: (a) $E_k = 0.5$, (b) $E_k = 1.0$, and (c) $E_k = 1.5$	66
4.15	Comparison of total energy dissipation in proposed adder circuits and previous works at three tunneling energy levels	67
4.16	The layout of the designed FA	71
4.17	Simulated waveform of ML-FA design	72
4.18	The three-layered QCA implementation of the proposed 4-bit ML-RCA	73
4.19	Cell Arrangement of suggested 4-bit-RCA design	74
4.20	Simulation waveform of 4-bit-RCA	74
4.21	Cell arrangement of three layered n-bit QCA-RCA design	75
4.22	AOP versus temperature for ML-FA for three SFs	79
4.23	AOP trends across temperature for proposed 4-bit-RCA across three scaling factors and reference designs	80
4.24	Comparison of performance metrics for 4-bit RCA	83
4.25	The proposed three-input 4-bit carry save adder (QCA-3x4B-CSA)	84
4.26	The proposed three-input 4-bit carry save adder (QCA-3x4B-CSA)	85
4.27	AOP trends across temperature for proposed QCA-3x4B-CSA circuit across three scaling factors	86

4.28	Thermal Distribution at $E_k = 0.5$ of the Three-Input QCA-3x4B-CSA Circuit Observed at $T = 2K$	87
5.1	The cellular network lattice of the proposed half adder	94
5.2	Layout of the fault-tolerant half adder design	95
5.3	HA design with additional cell deposition	98
5.4	The proposed 2-Bit VM	100
5.5	The proposed 4-Bit VM	100
5.6	Simulated outputs of proposed 2-bit VM	101
5.7	Thermal distribution for $E_k = 0.5$ of a 2-bit VM at $T = 2K$	103
5.8	Variation in average output polarization (AOP) of 2-bit VM with tem- perature	105
5.9	Proposed VM vs. Previous Works: Percentage Improvement in Design Metrics	107
6.1	Bijjective Function Mapping of function f	111
6.2	Block diagram of RLG-Peres gate	115
6.3	Proposed RLG-Peres gate	116
6.4	Block diagram of R-BVPPG gate	117
6.5	QCA realisation of R-BVPPG gate	117
6.6	Verification of R-BVPPG gate in QCADesigner tool	119
6.7	Block diagram of the proposed RVM module	121
6.8	QCA implementation of the proposed RVM module	122
6.9	Defined vector table setup for the RVM module	123
6.10	Verification of the proposed RVM module	123
6.11	General block diagram of N-bit reversible Vedic multiplication	124
6.12	Power Dissipation Map of the proposed reversible gates for $0.5E_k$	129

List of Tables

1.1	Vedic mathematics technique	3
1.2	Truth table for MG gate, logical AND, and logical OR gate	11
2.1	A summary of n-bit VM based on HDL Technology. (<i>*Citations as recorded on 13/05/2024</i>)	23
2.2	A summary of n-bit VM based on HDL Technology (<i>*Citations as recorded on 13/5/2024</i>) continued	24
2.3	A summary of n-bit VM based on HDL Technology (<i>*Citations as recorded on 13/05/2024</i>) continued	25
2.4	A summary of n-bit VM based on HDL Technology (<i>*Citations as recorded on 13/05/2024</i>) continued	26
2.5	A summary of n-bit VM based on CMOS Technology (<i>*Citations as recorded on 13/05/2024</i>)	29
2.6	A summary of 4-bit VM based on CMOS Technology. (<i>*Citations as recorded on 13/05/2024</i>) continued	30
2.7	A summary of n-bit VM based on CMOS Technology. (<i>*Citations as recorded on 13/05/2024</i>) continued	31
2.8	A summary of n-bit VM based on CMOS Technology. (<i>*Citations as recorded on 13/05/2024</i>) continued	32
2.9	A summary of n-bit VM based on QCA Technology. (<i>*Citations as recorded on 13/05/2024</i>)	35
2.10	A summary of n-bit VM based on QCA Technology. (<i>*Citations as recorded on 13/05/2024</i>)	36
2.11	A summary of n-bit VM based on QCA Technology. (<i>*Citations as recorded on 13/05/2024</i>)	37
2.12	A summary of n-bit VM based on QCA Technology. (<i>*Citations as recorded on 13/05/2024</i>)	38
3.1	Truth table of novel 5-Bit special adder	45
3.2	Multiplication results of the 4×4 VM	46
3.3	Multiplication results of proposed 8-bit Vedic Multiplier	48
3.4	Parametrical analysis of 2-bit VM	49

3.5	Parametrical analysis of 4-bit and 8-bit VM	49
3.6	Comparative analysis of various multipliers with proposed implementation	50
3.7	Impact of temperature variation on the energy consumption of 4-bit and 8-bit VM	51
4.1	Performance of proposed half adder in comparison to existing designs	62
4.2	Performance of proposed full adder in comparison to existing designs	63
4.3	Performance of proposed 4-bit RCA in comparison to existing designs	64
4.4	Energy analysis of the proposed designs using QCADesigner-E	65
4.5	Evaluation of energy dissipation for half adder designs under varying tunneling energy conditions	67
4.6	Evaluation of total energy dissipation and cost efficiency of the half adder designs across various tunneling energy levels	67
4.7	Evaluation of energy dissipation for full adder designs under varying tunneling energy conditions	68
4.8	Total energy dissipation and cost analysis of proposed FA design versus previous designs at three tunneling energy levels	69
4.9	Vector table setup for 4-bit RCA	70
4.10	Performance evaluation of ML adder designs across multiple SFs . . .	76
4.11	Energy dissipation of 4-bit-RCA circuits using QCADesigner-Ev2.2 .	77
4.12	AOP calculation for ML-FA using Bi-stable approximation engine in QCADesigner-E tool for $T = 1K$	78
4.13	AOP calculation for ML-FA using CV engine in QCADesigner-E for $T = 1K$	78
4.14	Performance evaluation of 4-bit QCA-RCA	81
4.15	Comparison of various Design Metrics of n-bit-RCA	82
4.16	Analysis of energy dissipation of the proposed adder circuits using QCADesigner-E v2.2	86
4.17	Evaluation of energy dissipation for adder designs under varying tunneling energy conditions	88
4.18	Comparative Analysis of QCA-3x4B-CSA designs with recent state of art	89
4.19	Comparison of performance metrics of various adders	90

5.1	Computation of kink energy among all electrons of Figure 5.1(a) . . .	94
5.2	Computation of kink energy among all electrons of Figure 5.1(b) . . .	95
5.3	Assessment of SCOD on proposed HA	96
5.4	Assessment of DCOD on proposed HA	96
5.5	Assessment of cell displacement/misalignment defect for proposed HA circuit	97
5.6	Assessment of ECDD on proposed HA	98
5.7	Fault resilience assessment of QCA based Half Adder circuits	99
5.8	Comparative Leakage Energy Dissipation using QCAPro	103
5.9	Comparative Switching Energy Dissipation using QCAPro	104
5.10	Comparative Total Energy Dissipation using QCAPro	104
5.11	Comparative energy dissipation analysis using QCADesigner-E	105
5.12	Comparison of different 2-bit QCA multiplier architectures	106
5.13	Comparative Study of Novel 2-Bit VM Design Against Previous Ap- proaches	107
5.14	Comparative study of 4-bit VM against recent approaches	108
6.1	Truth table of 3×3 RLG-Peres gate	115
6.2	Truth Table of 5×5 R-BVPPG gate	118
6.3	Comparative analysis of the reversible gates with the recent state of art	125
6.4	Comparison of the design primitives of 2-bit reversible multipliers . .	126
6.5	Energy and power dissipation analysis of the proposed reversible cir- cuits using QCADesigner-E v2.2	128
6.6	Energy dissipation analysis of the proposed reversible circuits across three distinct tunneling energies at $T = 2K$ using QCAPro	128
7.1	Versatile applications of Vedic multipliers in various fields	134

List of Abbreviations

CMOS	Complementary Metal Oxide Semiconductor Field Effect Transistor rithmetic logic
VLSI	Very Large Scale Integration
DSP	Digital Signal Processing
ALU	Arithmetic and Logic Unit
VM	Vedic Multiplier
HA	Half Adder
FA	Full Adder
CSA	Carry Save Adder
RCA	Ripple Carry Adder
CLA	Carry Lookahead Adder
UT	Urdva Tiryakbhyam
PDP	Power Delay Product
EDP	Energy Delay Product
LUT	Lookup Table
MUX	Multiplexer
CC	Cell Count
GC	Gate Count
TC	Transistor Count
m-GDI	Modified-Gate Diffusion Input

Mc-CMOS	Multiple channel Complementary Metal Oxide Semiconductor Field Effect Transistor
HDL	Hardware Description Language
FPGA	Field Programmable Gate Array
QCA	Quantum-dot Cellular Automata
QCAD	Quantum-dot Cellular Automata Designer v2.0.3
MG	Majority Voter Gate
INV	Inverter Gate
CO	Crossover
CV	Coherence Vector Simulation Engine
TED	Total Energy Dissipation
AED	Average Energy Dissipation
Cost _{AD}	Area-to-Delay Cost
FoM	Figure of Merit
Cost _{ED}	Energy-to-Delay Cost
SF	Scaling Factor
AOP	Average Output Polarization
QCA-3x4B-CSA	QCA Based Three-input 4-bit Carry Save Adder
SCOD	Single Cell Omission Defect
DCOD	Double Cell Omission Defect
ECDD	Extra Cell Deposition Defect

List of Symbols

ϕ	Phase
ϵ_r	Relative Permittivity
U_T	Total Potential Energy
$\hbar$	Reduced Planck Constant
$\vec{\lambda}$	Coherence Vector
$\vec{\Gamma}$	Three-dimensional Energy Vector
E_k	Tunneling Energy

Chapter 1

Introduction

Binary addition and multiplication are essential operations for high-performance systems, particularly for microprocessors and DSP (Digital Signal Processing) applications. Multipliers are the primary and extensively used operations in various computer systems, and their VLSI implementation requires high speed, low power consumption, and design regularity in less area [1]. Multiplication involves three main stages, including partial product creation, reduction of partial products, and addition of carry propagation [2] as shown in Figure 1.1. Reducing partial products is crucial for power




Figure 1.1: Basic multiplication process

and delay trade-offs. There are two categories of multiplier architecture: signed and unsigned. Different multiplier architectures, such as Array, Booth, Wallace Tree, Baugh Wooley, and Vedic, have been developed to simplify multiplication. Figure 1.2 shows a comparative illustration of the performance parameters of different multiplier architectures. It highlights the strengths and weaknesses of each architecture in terms of speed, power consumption, area utilization, regularity, and complexity. This comparison provides insights into the suitability of each architecture for various applications based on their performance requirements. Array multipliers are systematic and structured multipliers [3] that use the addition and shift algorithm, providing simple interconnections but significant delay [4, 5]. The Booth algorithm is used for multiplying signed numbers and uses the 2's complement form of binary numbers for multiplication. It checks three bits simultaneously, but its disadvantage is high power consumption [6]. The Wallace tree multiplier is faster than the array multiplier but has a complicated layout design [7, 8]. The Baugh-Wooley multiplier is effective for multiplying signed numbers and has a regular multiplication array, but requires a large routing area due to its hardware complexity[9]. Ancient Vedic mathematics has proven to be fast and highly efficient due to its regular and simple architecture,

Parameters	Array Multiplier	Booth Multiplier	Wallace Tree Multiplier	Baugh-Wooley Multiplier	Vedic Multiplier
Speed	Less	High	High	High	High
Area	Maximum	Minimal	Minimum	Medium	Medium
Power	High	Low	High	Low	Low
Delay	High	Low	High	Low	Less
Complexity	Less	Very High	High	Less	Less

Figure 1.2: Comparison of multipliers

providing relatively fast, area, and power-efficient multiplier designs[10]. The thesis provides a detailed discussion of the Vedic multiplication process, specifically using the widely used Urdhva Tiryagbhyam (UT) sutra. This sutra is explained thoroughly, including its application in various scenarios and how it simplifies the multiplication process. The manuscript covers the steps involved in the Vedic multiplication algorithm, including the creation of partial products and their subsequent additions. The advantages of using the Vedic multiplication method are also highlighted, such as its simplicity, regularity, and speed, which make it a popular choice for many applications.

1.1 An Insight into Vedic Mathematics Sutras

Vedic mathematics is a system of prehistoric Indian mathematics that uses 16 principles that apply to different fields of mathematics, as indicated in Table 1.1. Further, Figure 1.3 present the classification of these Vedic sutras pertaining to various fields of mathematics. Multiplication stands out as a crucial operation despite the fact that there are many ways to improve the performance of DSP applications. Vedic multiplication, one of the most renowned methods for enhancing multiplication, generates both partial products and their sums concurrently. Therefore, the signal propagation time through the circuit is minimized, as a result of which the overall efficiency of the circuit is improved.

Table 1.1: Vedic mathematics technique

Vedic Sutra	Meaning
Urdhva Tiryagbhyam	Vertically and crosswise
Yaavadunam	Whatever the extent to fits deficiency
Ekadhikina Purvena	By one more than the previous one
Ekanyunena Purvena	By one less than the previous one
Paraavartya Yojayet	Transpose and adjust
Puranapurabyham	By the completion or non-completion
Sankalana-vyavakalanabhyam	By addition and by subtraction
Shesanyankena Charamena	The remainders by the last digit
Shunyam Saamyasamuccaye	When the sum is the same that sum is zero
Sopaantyadvayamantyam	The ultimate and twice the penultimate
Gunakasamuchyah	The factors of the sum is equal to the sum of the factors
Vyashtisamanstih	Part and Whole
Anurupy Shunyamanyat	If one is in ratio, the other is zero
Chalana-Kalanabyham	Differences and Similarities
Gunitasamuchyah	The product of the sum is equal to the sum of the product
Nikhilam Navatashcaramam Dashatah	All from 9 and the last from 10




Figure 1.3: Categorisation of Vedic sutras

1.2 Urdhva Tiryagbhyam: A Path to Efficient Computation

Vedic mathematics offers a comprehensive approach to multiplication known as the Urdhva-Tiryagbhyam Sutra, which can be utilized in all instances of multiplication. The term Urdhva-Tiryagbhyam comes from the Sanskrit language, where, Urdhva means vertical and Tiryagbhyam means transverse. Vertical multiplication involves

multiplying the digits in the same position and vertically adding the results to produce the final answer. Transverse multiplication involves multiplying the digits diagonally and horizontally adding the results to generate the solution. By combining these two methods, the UT sutra can handle any multiplication scenario, making it a valuable tool in Vedic mathematics. Compared to other multipliers such as array, Booth, and Wallace tree, Vedic multiplication using the UT technique outperforms in terms of delay.

For an NN multiplication in general form, the procedure follows the “divide and conquer” approach by breaking down larger bit multiplication (NN, with N bits each) into smaller bits of size ($N/2 = n$), which can be further decomposed into smaller bits of $n/2$ each up to the basic 2×2 multiplier block (shown in Figure 1.4). This regular and simplified algorithm results in a compact layout and reduction in overall runtime.

The architecture of an n-bit Vedic multiplier using the UT technique involves the




Figure 1.4: 2-bit VM basic module

following steps:

1. Partition the n-bit multiplicand and multiplier into two equal parts each: upper and lower parts.
2. Multiply the upper parts of the multiplicand and multiplier using conventional multiplication and obtain a partial product of size $2n$ bits.
3. Multiply the lower parts of the multiplicand and multiplier using conventional multiplication and obtain another partial product of size n bits.




Figure 1.5: General Vedic module for n-bit multiplication

4. Add the partial products obtained in steps 2 and 3, which gives an intermediate product of size $3n$ bits.
5. Use the Urdhva Tiryagbhyam technique to obtain the n -bit product from the intermediate product obtained in step 4.

The Urdhva Tiryagbhyam technique involves the following steps:

1. Divide the intermediate product obtained in step 4 into two equal parts: upper and lower parts.
2. Add the upper and lower parts separately to obtain two intermediate results.
3. Shift the upper intermediate result to the left by n bits.
4. Add the shifted intermediate result and the lower intermediate result to obtain the final product.

An efficient architecture of an n -bit Vedic multiplier using the UT technique, shown in Figure 1.5, reduces the number of partial products and additions required as compared to the traditional multiplication methods.

1.3 Understanding Quantum-Dot Cellular Automata: A New Era in Computing

Over the past three decades, Moore’s Law has accurately predicted the exponential growth in the number of transistors produced annually, with an astonishing increase by nearly eight orders of magnitude [11]. However, as with any exponential trend, this growth is now approaching its physical limits, particularly in CMOS technology, where further miniaturization is increasingly difficult and costly. These constraints have driven researchers to explore alternative technologies that can sustain progress in nanoelectronics. One such promising technology is Quantum-Dot Cellular Automata (QCA), which presents a novel design paradigm focused on minimizing area and power consumption while maintaining high-speed operation [12, 13].

Given the parallels between CMOS and QCA design, it is logical to adapt the well-established CMOS design process to QCA, with necessary adjustments. This new QCA design process enables the efficient layout of large-scale QCA devices, contributing significantly to the advancement of the technology. Throughout the history of CMOS design, the process has been continuously refined to optimize transistor-level system design, employing a top-down approach that emphasizes verification at each stage to minimize errors. In the context of QCA, the structural logic model is modified to incorporate the characteristics of quasi-adiabatically switched QCA cells instead of CMOS devices. Subsequent steps in the design process parallel those in CMOS design, but with QCA cells replacing CMOS transistors in logic models and component layouts.

QCA technology, thus opens up new avenues for exploring innovative design paradigms distinct from conventional CMOS, enabling the implementation and testing of circuits that prioritize minimizing area and power consumption while maintaining high-speed operation.

1.3.1 The Essentials of QCA: A Foundational Overview

A Quantum-dot Cellular Automata cell is a square device composed of four quantum dots connected by tunneling barriers, forming potential sites for two free electrons. These electrons can tunnel between the dots but cannot escape the cell [14]. Typically, these four-dot QCA cells are constructed from semiconductor materials like Si/SiO_2 or $GaAs/AlGaAs$, with each square-shaped quantum cell having a standard size of

$18 \times 18 \text{ nm}$ and a spacing of 2 nm between neighboring cells as displayed in Figure 1.6. The electronic charge density at each corner of the square, denoted as ρ_i (where




Figure 1.6: Polarization states of QCA cell

$i = 1, 2, 3, 4$), determines the cell's polarization (P) as defined by Eq. 1.1:

$$P = \frac{(\rho_1 + \rho_3) - (\rho_2 + \rho_4)}{(\rho_1 + \rho_2 + \rho_3 + \rho_4)} \quad (1.1)$$

As a result of electron–electron repulsion, electrons occupy diagonal positions within the cell, leading to two clearly defined polarization states, as shown in Figure 1.6. The polarization of a QCA cell is linearly influenced by neighboring quantum cells through electrostatic forces, with information propagation occurring via Coulombic interactions. These interactions cause the cell to switch bi-stably between the two polarization states. If the free electrons are positioned diagonally at i_1 and i_3 , the cell polarization is $+1$, as given in Eq. 1.2.

$$P = \frac{(\rho_1 + \rho_3) - 0}{(\rho_1 + 0 + \rho_3 + 0)} = +1 \quad (1.2)$$

Conversely, if the electrons are positioned diagonally at i_2 and i_4 , the cell polarization is -1 , as described by Eq. 1.3.

$$P = \frac{0 - (\rho_2 + \rho_4)}{(0 + \rho_2 + 0 + \rho_4)} = -1 \quad (1.3)$$

The logic values 0 and 1 in binary have polarizations of -1 and $+1$ respectively in QCA cells [13].

In irreversible calculation, it has been proved that if the one-bit information is lost, the dissipated energy E_d can be given as:

$$E_d = K_b \log_2 T \quad (1.4)$$

where K_b is the Boltzmann constant which approximately equals to $1.3806505 \times 10^{-23} \text{ JK}^{-1}$ and T is the operating temperature. QCA cells perform computations by leveraging Coulombic interactions, where the polarization of each cell is influenced and determined by the polarization of its neighboring cells. Unlike CMOS technology, QCA cells do not exchange electrons during information processing; instead, they rely on the arrangement of electrons, known as polarisations, to interact directly with neighboring cells.

QCA wire: The information flow is enabled by arranging quantum cells in series, where cells are capacitively coupled to their neighbors through Coulombic interactions [14]. This coupling allows the cells to share the same polarization within the QCA array, facilitating the transmission of information. When an input is applied to the first standard 90° QCA cell at the left end of the line (denoted as X in Figure 1.7), it forces the cell into a specific polarization, breaking the degeneracy of the ground state, creating a higher energy state. To reach a new ground state, all subsequent




Figure 1.7: Information transfer using QCA wire

cells in the line must flip their polarization accordingly, ensuring that the polarization is propagated through the entire array of quantum cells. A significant advantage of QCA devices is the simplified interconnect, as the cells only communicate with their nearest neighbors, eliminating the need for long interconnect lines. The computation proceeds as inputs are applied to the cells at the edge of the system, and the output emerges at the opposite edge of the QCA array [13]. A QCA wire can also be comprised of cells oriented at 45° . With this orientation, as the binary value propagates down the length of the wire, it alternates between the polarization $P = +1$ and -1 . The significant advantage of the 45-degree wire is that both a transmitted value and its complement can be obtained from a wire without the use of an explicit inverter [13].

QCA Clock: Unlike the traditional CMOS clock, which operates with just high and low phases, the clock mechanism in QCA is more complex and involves multiple phases. The primary function of the QCA clock is to stabilize the polarization of a set of cells, which in turn allows other cells to adjust their states accordingly. Unlike traditional systems, individual QCA cells are not timed independently. Instead, the cells are organized into sub-arrays as illustrated in Figure 1.7. The QCA clock controls the potential barriers that influence a group of QCA cells, known as a “clock zone”. These barriers can be raised, lowered, or maintained in their current state, corresponding to the four distinct clock phases. All cells within a particular clock zone operate in the same phase, and a full clock cycle is completed when the clock zone progresses through all the four phases [13]. This clocking scheme is vital for




Figure 1.8: Clock zones in QCA

enabling efficient and synchronized data transfer within a QCA circuit. The four pipelined clock zones, designated as CLK0, CLK1, CLK2, and CLK3, operate with a phase difference of 90° relative to the preceding zone [13]. The phase for each clock zone is calculated using Eq. 1.5, where i represents the clock zone:

$$\phi_i = i \times \frac{\pi}{2} \quad (1.5)$$

Therefore, the clock 0 has $\phi = 0$, clock 1 has $\phi = \frac{\pi}{2}$, clock 2 has $\phi = \pi$ and clock 3 has $\phi = \frac{3\pi}{2}$. The QCA clocking mechanism consists of four phases: switch, hold, release, and relax, as shown in Figure 1.8. During the switch phase (the first clock

phase), QCA cells start in an unpolarized state with low inter-dot potential barriers. As the barriers are raised, the cells become polarized based on the state of their input cell, and the actual computation or switching occurs. By the end of this phase, the barriers are high enough to prevent electron tunneling, switch the cells into a fixed state [13].

In the hold phase (the second clock phase), the barriers remain high, allowing the outputs of one sub-array to serve as inputs for the next stage of the circuit. The release phase (the third clock phase) then lowers the barriers, permitting the cells to return to an un-polarized state. Finally, in the relax phase (the fourth clock phase), the barriers stay lowered, and the cells maintain their un-polarized state [13]. These four phases ensure the synchronized operation of the QCA circuit by carefully coordinating the movement of electrons within the cells. The precise timing and characteristics of each clock phase are essential for reliable information processing and the overall functionality of QCA circuits.

QCA Inverter and Majority Voter Gate basics: To implement complex logical functions in QCA, a set of basic logical gates is essential. For instance, constructing a multiplexer, decoder, or adder would be impossible without fundamental gates like the AND gate, OR gate, or inverter. One of the most crucial designs in QCA is the *NOT* gate. In this design, cells positioned diagonally to each other exhibit Coulombic




Figure 1.9: QCA configurations for the circuits (a) INV1 (b) INV2 (c)MG1 (d)MG2

repulsion, leading to reverse polarization. The two alternative layouts of the inverter gate are illustrated in Figure 1.9a and 1.9b, where the blue cells represent the input cell X, and the yellow cells indicate the output cell X'.

Another critical component in QCA circuits is the majority voter (MG) gate [15]. The gate typically features three inputs, one device cell, and one output as shown in Figure 1.9c and 1.9d. The output state of the MG gate is determined by the majority polarization of its inputs. The Boolean equation for the 3-input MG gate is provided

in Eq. 1.6:

$$M = XY + YZ + XZ \quad (1.6)$$

Logical function equation of QCA-AND-Logic and QCA-OR-Logic gate is represented in Eq. 1.7, and Eq. 1.8. Table 1.2 presents the verification of MG gate followed by the AND and OR logic gate of QCA by fixing one input.

$$\text{Logical AND } M(X, Y, 0) = X.Y \quad (1.7)$$

$$\text{Logical OR } M(X, Y, 1) = X + Y \quad (1.8)$$

Table 1.2: Truth table for MG gate, logical AND, and logical OR gate

Function	Inputs (X, Y, Z)			Output
	X	Y	Z	M
Majority Voter Gate (MG)	0	0	0	0
	0	0	1	0
	0	1	0	0
	0	1	1	1
	1	0	0	0
	1	0	1	1
	1	1	0	1
	1	1	1	1
Logical AND, Z (fixed input) = -1	0	0	0	0
	0	0	1	0
	0	1	0	0
	0	1	1	1
Logical OR, Z (fixed input) = +1	0	0	0	0
	0	0	1	1
	0	1	0	1
	0	1	1	1

The QCA implementation of two-bit logical AND and OR operations can also be easily achieved, as shown in Figure 1.10 [16]. The orange cell represents the cell with a fixed polarization of -1 or +1. It is important to note that because the MG gate allows for the generation of both AND and OR functions, and since the inversion of a signal value is also possible, the QCA logic set is functionally complete. This means that any logical circuit can be implemented using QCA devices. Consequently, with majority gates and inverters, all combinational and sequential circuits can be realized.




Figure 1.10: Logical AND and OR operation in QCA

QCA Crossovers: In the design of QCA circuits, two crossover processes are feasible: the coplanar crossover, which utilizes a single layer, and the multi-layer crossover, which involves more than one layer of quantum cells. The “QCA coplanar crossover” was proposed as a means of crossing signal wires on one plane so that completely planar circuits could be designed. The single-layer crossover is implemented using two distinct ways: one as the *rotated crossover* and the other as the *logical crossover*. To implement the rotated wire-crossing technique, the cells in the horizontal wire




Figure 1.11: Rotated coplanar crossover

are rotated by 45 degrees, as depicted in Figure 1.11, while the vertical wire consists of standard 90 degree cells. This crossover is based on the fact that when placed adjacent to each other, a regular cell with dots arranged along the diagonals and a cell with the orientation of the dots rotated by 45 degrees (rotated cell) have very little mutual interaction. For effective signal transmission without interference from the crossing wire, the vertical wire must contain a sufficient number of cells (typically

three or more) beyond the intersection point. Additionally, the number of cells in the horizontal wire must be odd due to the characteristics of the rotated cells. The 45-degree rotation introduces additional spacing between the cells, which significantly decreases the energy separation between the ground state and the first excited state. This reduction in energy separation can negatively impact the device's performance in terms of maximum operating temperature, resistance to entropy, and minimum switching time [17].

Further, another wire-crossing technique was proposed by [18]. The principle of the relation between ground and excited states is as follows: The typical QCA clocking mechanism is divided into four stages as described earlier. During the switch and release stages, the tunneling barriers are either still rising or lowering, which can lead to duplicate states between the ground and excited states. In the hold and relax stages, the states are fixed as either the ground state or the excited state, respectively, because the tunneling barriers are fully raised or lowered. Data transmission between




Figure 1.12: Logical coplanar crossover

adjacent cells is highly dependent on their respective clock zones. If two adjacent cells are in different clock zones where one cell is in the hold stage and the other is in the switch stage, data transmission occurs. The fixed polarization value in the hold-stage cell induces the same polarization in the switch-stage cell due to the Coulomb repulsion, causing a transformation from the excited state to the ground state.

Conversely, if the adjacent cells are in clock zones where one is in the hold stage and the other is in the release stage, or if both are in the switch or release stages, data transmission does not occur. This is because each clock zone is transitioning to

a different state. When one cell is in the hold stage and the other in the relaxed stage, they are in different states (ground and excited), and no Coulomb repulsion occurs between them, resulting in no data transmission without interference. Therefore, logical crossover can be successfully achieved between two adjacent cells when they are in clock zones 0 and 2 or in clock zones 1 and 3, as there is no interference at these stages as demonstrated in Figure 1.12.




Figure 1.13: QCA multilayer crossover

The ability to cross QCA signals is crucial for even the simplest designs. The complex circuits using coplanar crossover are very likely to fail. Therefore, the use of multilayer QCA cells allows the signals to cross between different layers. Using a vertical interconnect, signals can be transmitted vertically from one layer to another, where they can then continue to propagate horizontally. In the “multilayer wire-crossing” technique as illustrated in Figure 1.13, a cross-bridge method is employed. This approach, while visually similar to the coplanar technique, is distinct in its three-dimensional structure. The horizontal chain of cells crosses over another layer using this bridge, which allows for further miniaturization and generalization of the design without the need to rotate the cells. They employ 90° wires to establish a bridge-type structure, with distinct functions assigned to the lower, middle, and upper layers. It can be seen that the polarization of the cells in a line alternates with that of each cell in every layer, but the magnitude of the polarization does not change. Therefore, multi-layer crossover requires a minimum of three layers, namely : the main layer, the vertical via layer, and the crossover layer. The cell size of the via and the crossover is the same as that of the main layer cells. The standard size is

considered as $18 \times 18nm$ [19]. The vertical separation between these layers can be adjusted to align with the kink energy (E_{kink}) of the horizontally arranged cells. Unlike traditional CMOS integrated circuits, where metal layers are used solely to connect separate sections of a circuit without performing any computational functions, the additional layers in QCA circuits can serve as active components. This multilayer approach has the potential to significantly reduce the area required for QCA circuits compared to planar designs. However, despite its advantages, this technique can introduce noise problems between cells at intersection points within the crossover area and can involve higher costs and intricate designs [20].

Fabrication Challenges in QCA: The practical realization of QCA circuits pose several fabrication challenges. The precise placement in nanometer scale of the quantum cells with uniform dimensions in different clocking mechanisms present significant obstacles to large-scale implementation. Manufacturing defects, misalignment of cells, multi-layer structures and thermal fluctuations can affect the output polarization of the circuit leading to reduction in overall circuit reliability. Thus, QCA circuits require high-precision nano-fabrication techniques that are still under active development.

1.4 Research Gaps

- While extensive studies have been conducted on Vedic multiplier architectures focusing on power, delay, and area, there is a notable gap in understanding how these architectures perform in terms of energy consumption under varying temperature conditions. The analysis of energy efficiency, particularly in relation to temperature fluctuations, remains unexplored in the context of CMOS technology. This research aims to investigate the impact of temperature variations on the energy consumption of Vedic multipliers, providing a comprehensive understanding of their thermal performance and potential design optimizations for energy-efficient computing.
- QCA technology is a recent and emerging field that offers promising alternatives to conventional CMOS technology, primarily due to its potential for lower power consumption and higher speed. While there has been progress in this field, the design and optimization of basic adder circuits using QCA across various wire schemes, still hold significant potential for exploration. This gap provides

an opportunity to investigate the unique challenges and advantages of QCA-based adder circuits, including their structural configurations, efficiency, and scalability. By exploring these aspects, researchers can contribute to advancing low-power, high-speed computing applications and enhancing our understanding of how QCA technology can be optimized and applied effectively.

- The domain of Vedic multiplication within Quantum-dot Cellular Automata technology is still in its early exploration stages. Currently, there is a noticeable absence of comprehensive performance analyses and implementations of Vedic multipliers in this technology. This nascent stage presents extensive possibilities for research and innovation, particularly in optimizing Vedic multipliers for improved efficiency, speed, and power consumption in QCA frameworks. Addressing these gaps, this thesis aims to conduct a detailed investigation into a novel 2-bit Vedic multiplier design, providing a foundational analysis that can guide future advancements in the field. By exploring this relatively untapped area, the research seeks to contribute significantly to the development of efficient multiplier circuits in QCA technology.
- Reversible logic can be synergistically combined with QCA technology to create innovative multiplier architectures. While both technologies individually offer distinct advantages, their integration for multiplier architectures remains underexplored. This research gap focuses on the potential benefits of combining reversible logic principles with QCA-based designs to develop novel Vedic multiplier architectures to achieve minimal power loss, increased computational efficiency, and reduced physical size, making them highly suitable for advanced computing applications.

1.5 Research Objectives

Based on a thorough review of the literature and identified research gaps, the following objectives have been established:

- Design of energy efficient n-bit Vedic multiplier architecture with improved electrical parameters in CMOS technology.

- To design and implement Majority gate-based adder circuits using different wire schemes in QCA technology.
- Design and implementation of Cellular Automata-based Vedic multiplier using designed adders to analyse performance in terms of complexity, area, delay, and cost functions.
- Design and implementation of a Novel Reversible Vedic multiplier architecture in quantum cellular automata.

1.6 Organization of Thesis

The primary focus of this research is on design and performance optimization of nano scale Vedic multiplier architecture. The organization of the research work is presented in a chapter-wise format in this thesis, as follows:

Chapter 1

This chapter aims to systematically explore N-bit Vedic multipliers and provide a road-map of technological approaches in line with current trends. By surveying existing research, key gaps are identified, which form the basis for establishing the objectives of this work. Following the identification of these research gaps and objectives, a brief overview of the thesis layout is provided.

Chapter 2

In this chapter, the working principles and performance parameters of CMOS and QCA-based Vedic multipliers are briefly explained. It also includes technological classification review of available Vedic multipliers in literature.

Chapter 3

This chapter focuses on implementing 4-bit and 8-bit Vedic multipliers using the Urdhva Tiryagbhyam algorithm, based on a 90 *nm* CMOS node technology file via Cadence Virtuoso. The proposed Vedic multiplier architectures are thoroughly compared with traditional CMOS multipliers across various performance parameters, including delay, area, power delay product (PDP), and energy-delay product (EDP). Additionally, the study investigates the thermal sensitivity of these multipliers by analyzing their energy consumption in response to temperature variations.

Chapter 4

This chapter presents the design and implementation of novel adder modules, including half adder, full adder, ripple carry adder (RCA), and carry save adder (CSA) in QCA technology using the majority voter gate with coplanar and multi-layer crossover techniques. The functionality of the proposed structures has been validated through simulations using QCADesigner Tool v2.0.3. Additionally, precise energy calculations were performed using both QCADesigner-E and QCAPro, providing accurate insights into energy dissipation. Further, these proposed adder circuits demonstrate improved circuit efficiency and streamlined layouts compared to previously reported research models.

Chapter 5

This chapter delves into the development of an optimized QCA-based 2-bit and 4-bit Vedic multiplier, a fundamental component in digital arithmetic operations. The proposed multiplier employs a cell-interaction-based coplanar architecture, leveraging the principles of Coulomb repulsion to propagate information among cells in QCA technology. This approach results in a highly efficient and compact design that significantly outperforms existing QCA-based multipliers.

Chapter 6

The primary focus of this chapter is on implementing Vedic multipliers using reversible logic gates within the QCA framework. It introduces novel single-layer QCA implementations of the reversible Peres and BME gates, optimized for minimal clock-cycle delay. These gates serve as building blocks for developing two distinct QCA designs of reversible Vedic multipliers (RVM1 and RVM2), which aim to reduce hardware complexity, enhance speed, and lower power dissipation. The results highlight the potential of combining reversible logic with QCA technology to advance digital circuit design. Additionally, comprehensive energy dissipation and performance analyses were conducted using the QCADesigner-E and QCAPro tools.

Chapter 7

This chapter provides a summary of the research presented in the thesis, along with suggestions for future work and its potential social impact.

Chapter 2

Literature Review and Design Strategies for Vedic Multipliers

2.1 Introduction

One of the most important parts of digital circuits is an ALU, or arithmetic logic unit. Various mathematical operations, including addition, subtraction, multiplication, division, and logical operations like AND, OR, NOT, XOR, etc. are performed on binary data [21]. For a variety of DSP (Digital Signal Processing) and DIP (Digital Image Processing) applications [22, 23], powerful microprocessor systems frequently use addition and multiplication operations extensively [24]. The published literature has documented numerous modified multiplier architecture implementations. This chapter mainly focuses on the following:

- Technology-centered classification of implementations of Vedic multipliers (VM). This manuscript focuses mainly on software simulation-based analysis of various modifications of the n-bit Vedic multiplier.
- A comprehensive comparative analysis is performed on the commonly used performance metrics for the design analysis to identify the best-performing technology for the Vedic multiplier.
- The bit-wise classification of the Vedic Multiplier gives a clear overview of the architectural significance of the technology used for different bit sizes.

The circuit's functional verification approaches have been comprehensively categorized from a holistic perspective, as depicted in Figure 2.1. By comprehensively analyzing and classifying VM implementations, it is observed that the digital implementation and functional verification of any circuit can be done with various front-end or back-end EDA tools as shown in Figure 2.2. However, this thesis further focuses on the designs and simulation of the Vedic N-bit multiplier [10] with back-end EDA tools, which provide a deep insight into the implementation of the most efficient “Urdhva-Tiryagbhyam” technique of Vedic multiplication by examining more than 100 research




Figure 2.1: VLSI design and implementation

papers from IEEE, Springer Link, Elsevier, IET and Google Scholar. Architectural




Figure 2.2: The taxonomy of functional verification of Digital circuits

design includes the development of the functional blocks and the communication protocol between these blocks, which are modeled using a Hardware Description Language (HDL) such as Verilog, VHDL, or System Verilog. The functional verification

phase is a method of proving the correctness of the design using synthesis, a process of converting the HDL design into a technology-specific gate-level netlist while taking into account all the constraints and optimization settings specified. This phase is referred to as the “front end” of the VLSI design. According to literature reports, synthesis is mainly performed using the Xilinx ISE design suite [25] or Cadence tools [26] such as the Encounter RTL compiler and NCSim.

2.2 HDL Based Implementation Approaches of n-bit Vedic Multiplier

To obtain a comprehensive understanding of the VM implementations several significant classification parameters are carefully analyzed, including delay, area, and power. These parameters are crucial performance metrics utilized to evaluate the efficiency of various VM implementations.

- *Delay:* Delay is typically measured as the time taken by the signal to propagate through the longest path in the circuit, known as the critical path. This is crucial as it determines the maximum operating frequency of the circuit. Some tools such as Xilinx perform a Static Timing Analysis. This analysis calculates the delays through different paths and identifies the critical path. The timing report generated by this analysis includes the minimum clock period, maximum frequency, setup and hold times, and slack, which all help in understanding the delay characteristics of the design.
- *Area:* In HDLs, area is often represented in terms of the number of resources used on the FPGA. These resources typically include Lookup Tables (LUTs), Flip-Flops (FFs), DSP blocks, and BRAM (Block RAM). The tool generates a report detailing the utilization of these resources after synthesizing and implementing the design. This report provides a summary of the number of LUTs, FFs, DSPs, BRAMs, and other resources are used, which collectively give an idea of the area occupied on the FPGA.
- *Power:* Power estimation tools are provided in Xilinx such as XPower Analyzer (in ISE) and Power Report (in Vivado) to estimate the power consumption. These tools analyze the design post-implementation and consider factors such as

switching activity, resource utilization, and signal frequencies. The power consumption of the circuit is broken down into dynamic power (caused by switching activity) and static power (caused by leakage currents). The tools estimate both types of power by analyzing the design’s activity and the technology-specific power models.

Hereafter, the tables 2.1 to 2.4 present a comprehensive literature overview of hardware VM implementations utilizing various HDL languages. They cover bit lengths 2-64 and showcase various research studies, emphasizing their significant contributions in the field of VM implementation.

Simulation tools also play an important part in design optimization, allowing designers to experiment with different components and topologies before integrating circuit blocks into a physical layout. Simulation technology can also be used during functional testing of a chip to compare actual behavior with expected behavior. Following the front-end design methodologies utilizing HDL, it is crucial to explore the back-end design approaches for multiplier architectures, specifically focusing on CMOS technology and QCA technology. Unlike front-end design, which primarily deals with the architectural and functional aspects of the circuits through HDL, back-end design is concerned with the physical realization of these architectures, ensuring they meet the required performance metrics such as area, delay, and power.

2.3 CMOS Based Implementation Approaches of n-bit Vedic Multiplier

In the context of CMOS technology, tools like Cadence Virtuoso, Tanner TSpice, and Synopsys’ HSpice, offer robust environments such as ADE, S-Edit, and PrimeSim respectively to carry out detailed schematic capture, layout design, and post-layout verification, providing an in-depth analysis of the circuit’s physical characteristics. The design flow involves creating a transistor-level schematic, followed by layout generation, parasitic extraction, and final performance simulations to ensure the circuit adheres to the desired specifications. In addition, discrete analyses such as Monte Carlo analysis [48], parameter sweeping, DC analysis, AC/noise analysis, transient analysis, and static timing analysis [49] are performed to ensure that the gate-level design meets the timing requirements for the correct design operations and contributes to design optimization. The DRC (design rule check) and LVS (layout vs. schematic)[50]

Table 2.1: A summary of n-bit VM based on HDL Technology. (**Citations as recorded on 13/05/2024*)

Year	Ref	HDL	Bit	Tool	Version	Delay (ns)	Power (mW)	Area	Explanation	Citations
2022	[27]	Verilog	2	Xilinx	-	6.3	81.53	-	The delay and power of the modified VM using the modified sum product algorithm is lesser than the conventional VM.	2
2022	[27]	Verilog	4	Xilinx	-	7.824	195.43	-	The proposed multiplier has a 42.51% decrease in power and a 49.12% reduction in delay when compared to the conventional VM.	2
2021	[28]	Verilog	4	Xilinx	Vivado	3.75	0.0463	37 CC	The 4-bit Urdhva multiplier uses 5.0% less area, 35.9% less delay, and 4.35% less power.	1
2019	[29]	VHDL	4	Xilinx	v13.4	8.27	3.147	131.08 μm^2	The redundant data detector in VM lowers the number of active logic gates resulting in 58.9% reduction in gate count of the multiplier.	18
2022	[30]	Verilog	8	Cadence NCSIM	90 nm	3.6	0.049	-	The 8-bit design employs an iterative CSA and displays minimum PDP and EDP of 176.475 fJ , and $0.635 e^{-21} Js$, respectively.	0
2021	[28]	Verilog	8	Xilinx	Vivado	6.69	0.0318	140 CC	The 8-bit Urdhva multiplier achieves 26.3% less area, 70% lower delay, and 19% power savings compared to the array multiplier.	1
2019	[29]	VHDL	8	Xilinx	v13.4	21.29	15.031	624.33 μm^2	The redundant data detector lowers the number of active logic gates of the multiplier by upto 75%.	18

CC: Cell Count, LUT: LookUp Table

Table 2.2: A summary of n-bit VM based on HDL Technology (**Citations as recorded on 13/5/2024*) continued

Year	Ref.	HDL	Bit	Tool	Version	Delay (<i>ns</i>)	Power (<i>mW</i>)	Area	Explanation	Citations
2014	[31]	Verilog	8	Xilinx	v9.1i	15.752	-	192 LUT	An 8-bit VM with Kogge-Stone integration is implemented and compared with Array and Booth multipliers for delay.	32
2013	[32]	Verilog	8	Xilinx	v14.5	28.27	-	176 LUT	The 8-bit VM is implemented and displayed on Spartan 3E kit.	121
2013	[33]	Verilog	8	Xilinx	v10.1	23.079	99	-	UT and Nihilam 8-bit VM are compared with an array multiplier to assess area, power, and delay.	38
2012	[34]	Verilog	8	Xilinx	v9.2i	11.886	-	139 LUT	A high-speed 8-bit ALU using CSA structure outperforms partitioned CSA, Modified Booth Wallace, Karatsuba, Array, and Wallace VMs.	12
2019	[29]	VHDL	8	Xilinx	v13.4	20.92	14.373	598.51 μm^2	The PDP is lowered to 23.78% for the 8-bit multiplier due to the use of 3-1-1-2 compressor.	18
2018	[35]	Verilog	8	Xilinx	v14.3	27.65	-	167 LUT	The VM achieves 20% lower delay and 16% less area than the Booth Multiplier.	3
2018	[36]	Verilog	8	Cadence NCSIM	-	-	0.051	1850 CC	The use of an 8-bit MUX-based adder shows 41% and 14% reduction in power as compared to carry-select adder and RCA.	1
2018	[37]	Verilog	8	Cadence RTL Compiler	180 nm	7.578	0.5267	0.025 mm^2	Significant reduction in speed and power dissipation is observed for the 8-bit VM.	4

Table 2.3: A summary of n-bit VM based on HDL Technology (**Citations as recorded on 13/05/2024*) continued

Year	Ref.	HDL	Bit	Tool	Version	Delay (<i>ns</i>)	Power (<i>mW</i>)	Area	Explanation	Citations
2023	[38]	Verilog	16	Xilinx	Vivado	-	25490	361 LUTs	16-bit VM designed using suppression technique adders shows 10% and 24% improvement in area and power as compared to those with RCA.	1
2022	[30]	Verilog	16	Cadence NCSIM	90nm	4.547	0.2	-	The 16-bit architecture built using iterative CSA displays minimum PDP, and EDP of 932.93 <i>fJ</i> , and 4.24 e^{-21} Js, respectively.	0
2021	[39]	System Verilog	16	ALDEC-HDL	120 nm	6.9	0.27	13759 LUT	A 16-bit Vedic ALU, built with VM as a core component, shows improved performance over conventional ALUs.	0
2019	[29]	VHDL	16	Xilinx	v13.4	40.41	66.507	2753.65 μm^2	The VM using 3-1-1-2 compressor demonstrate 35% reduction in latency as compared to the modified Booth multiplier.	18
2016	[40]	VHDL	16	Xilinx	v13.1	32	-	-	Compressor adders in VM designs yield speed improvements of 27%, 30.5%, and 13.6% over Array, Wallace tree, and Booth multipliers, respectively.	41
2013	[41]	HDL	16	Xilinx	v13.2	6.216	0.027	203 LUT	VM outperformed Booth multipliers on Spartan 3 (3s50pq208-5) FPGA in speed and power efficiency.	16
2009	[42]	VHDL	16	Xilinx	-	23.064	-	-	VM architecture with UT sutra performs better than Modified Booth Wallace multiplier in terms of combinational latency.	73

Table 2.4: A summary of n-bit VM based on HDL Technology (**Citations as recorded on 13/05/2024*) continued

Year	Ref.	HDL	Bit	Tool	Version	Delay (<i>ns</i>)	Power (<i>mW</i>)	Area	Explanation	Citations
2013	[43]	VHDL	16	Xilinx	v12.1i	43.084	-	697 LUT	The path delays of VM using RCA are found efficient in contrast to VM with CSA.	7
2016	[44]	Verilog	16	Xilinx	-	25.825	-	600 LUT	The VM using RCA, KSA, and CLA has been implemented and compared on the basis of computational path delay.	4
2022	[30]	Verilog	32	Cadence NCSIM	90nm	9.0385	2.4963	-	The 32-bit VM using an iterative CSA, shows minimum PDP, and EDP of 22.56 pJ , and 203.935 e^{-21} Js, respectively.	0
2019	[45]	HDL	32	Xilinx	v12.3	24.457	-	2206 LUT	This paper implements 3:2 compressors in VM blocks on Virtex5-XC5VLX110T, achieving lower latency and area than array and Wallace multipliers.	2
2016	[46]	Verilog	32	Cadence Digital Compiler	45 nm	0.95	-	-	KSA is used to implement the VM. To perform RTL to GDSII code, the synthesized netlists were fed into Cadence SOC Encounter. The effects of the delay were contrasted with various multipliers.	10
2013	[33]	Verilog	32	Xilinx	v10.1	90.747	315	-	This paper compares UT and Nikhilam multipliers with array multiplier, evaluating area, power, and delay.	38
2016	[47]	VHDL	64	Xilinx	v14.1	29.967	-	2289 LUT	The Virtex4XC4VLX25 is used to construct VM and the results are compared with array and booth multipliers.	3

test phase is often referred to as the “back end” of the VLSI design. To evaluate the efficiency of the VM implementations crucial performance metrics are carefully analyzed.

- *Technology:* CMOS technology implementations encompass a wide variety of implementation techniques, including: MOSFET, FinFET, gate diffusion input (GDI), reversible gates, compressors, Multiple Channel CMOS, pass transistor logic (PTL), etc. Understanding these diverse techniques allows for a clearer and deeper understanding of the technology used, highlighting its advantages and disadvantages in terms of area, delay, and power.
- *Node:* The technology node, also known as the process node or process technology, refers to a particular semiconductor manufacturing process and its associated design rules. Different nodes typically correspond to different generations of circuits and architectures. The process node generally relates to the transistor’s gate length (L_g), historically considered the “minimum feature size”. In general, a smaller technology node indicates a smaller feature size, resulting in smaller, faster, and more power-efficient transistors.
- *Delay:* The multiplier needs a certain amount of time to produce the desired output, which is indicated by the delay parameter. Various techniques and design optimizations are explored to minimize the delay, enabling faster multiplication operations. In CMOS circuits, propagation delay is calculated as the time interval between 50% input and 50% output.
- *Power Consumption:* The power parameter assesses the energy consumption of the Vedic multiplier during its operation. Power efficiency is a crucial aspect of modern computing systems, as it directly impacts factors such as battery life, heat dissipation, and overall system performance. Different techniques, including low-power circuit designs and voltage scaling, are employed to minimize power consumption.
- *Area Occupied:* The area parameter focuses on the physical size or footprint occupied by the VM implementation. It quantifies the amount of circuitry required for the multiplier and plays a vital role in determining the overall chip size and integration density. In CMOS circuits, the area can be measured using

transistor count, gate count or calculated in μm^2 through layout designs. To minimize the area footprint, techniques such as circuit layout optimizations and innovative architectures are employed.

In addition to the narrative description, tables 2.5 to 2.8 provide a systematic overview of research studies focusing on VM implementations using CMOS technology. These tables highlight key details for bit sizes 2-32, where each row represents a different study.

2.4 QCA Based Implementation Approaches of n-bit Vedic Multiplier

In QCA technology, *QCADesigner* serves as a widely used foundational tool to design and simulate QCA circuits, offering a user-friendly interface for creating and testing layouts with a focus on basic functionality and speed analysis. Building on this, *QCADesigner-E* provides enhanced capabilities, particularly in energy estimation and advanced simulation models, making it more suitable for evaluating the practical viability and energy efficiency of QCA designs. Complementing these tools, *QCAPro* specializes in power dissipation analysis, offering detailed insights into leakage and switching energy consumption and thermal effects, which are critical for designing low-power nanoscale circuits. Together, these tools form a comprehensive suite for the design, simulation, and analysis of QCA circuits, from the basic layout creation to detailed power and energy efficiency evaluation.

To obtain a comprehensive understanding of the QCA based VM implementations several significant classification parameters are carefully analyzed.

- *Delay*: It is calculated by multiplying the clock period by the number of clocking zones along its critical path. In QCA circuits, delays are measured in units of 1/4 of a clock cycle.
- *Area*: A smaller circuit area generally means lower power consumption and faster signal propagation.
 - Cell Area*: This metric is calculated by multiplying the cell count of the circuit by the area of an individual cell ($18 \times 18 \text{ nm}^2$).
 - Total Area*: In assessing the architecture, the total area refers to the overall

Table 2.5: A summary of n-bit VM based on CMOS Technology (**Citations as recorded on 13/05/2024*)

Year	Ref.	Technology	Bit	Tool	Node	Delay(ns)	Power(μW)	Area	Explanation	Citations
2023	[51]	Reversible	2	Cadence EDA	180 nm	7.809	81000	24 GC	The proposed 2-bit VM performs consistently across all three models, with Model 3 achieving the lowest logic implementation cost.	2
2023	[52]	FinFeT	2	Cadence Virtuoso	180 nm	1450	0.59	-	At a supply voltage of 0.6 V, the FinFET-based VM designs demonstrate 54.4%, 38.6% and 65.3% lower delay, power, and energy respectively	2
2020	[53]	CMOS	2	Cadence Virtuoso	90 nm	0.0821	40.5	43.13 μm^2	The VM design reduces delay and power consumption by using NAND gates for carry generation .	5
2018	[54]	CMOS	2	Tanner	130 nm	0.88	5.742	64 TC	The GDI-based VM exhibits $\approx 60\%$ lower power and requires 43.75% fewer transistors than CMOS logic.	25
2023	[52]	FinFeT	4	Cadence Virtuoso	180 nm	36800	1.8		At a supply of 0.6 V, the FinFET-based VM designs exhibits 31.2% and 53% lower power and energy consumption compared to the CMOS design	2
2023	[55]	CMOS	4	-	45 nm	0.04365	96.686	794 μm^2	The VM built using 4:2 compressor shows 0.995% reduction in area and 9.63% reduction in power as compared to conventional approach	1

Table 2.6: A summary of 4-bit VM based on CMOS Technology. (*Citations as recorded on 13/05/2024) continued

Year	Ref.	Technology	Bit	Tool	Node	Delay(ns)	Power(μW)	Area	Explanation	Citations
2023	[51]	Reversible	4	Cadence EDA	180 nm	16.415	113580	177 GC	The VM shows least implementation cost due to reduction in garbage outputs.	2
2023	[56]	m-GDI	4	Cadence Virtuoso	90 nm	0.532	0.00134	-	The m-GDI based VM shows 45% PDP improvement post-layout	1
2023	[57]	Compressors	4	Cadence Virtuoso	45 nm	0.1428	1.404	-	The VM using compressor chains achieves 97% reduction in PDP. Results are validated with 200-run Monte Carlo simulations.	6
2022	[58]	CMOS	4	Cadence Virtuoso	45 nm	0.168	-	-	The VM show 37% increase in speed as compared to array multiplier.	1
2022	[59]	CMOS	4	Cadence Virtuoso	90 nm	175.4	68.5	504 TC	A 75% reduction in the PDP of the proposed VM is observed as compared to the conventional VM.	0
2020	[53]	CMOS	4	Tanner	90 nm	-	290.2	421.92 μm^2	The 4-bit VM layout design involves strategic placement and routing for area optimization.	5
2018	[54]	CMOS-GDI	4	Tanner	130 nm	0.9297	88.21	242 TC	The 4-bit VM employs RCAs consisting of an 18T GDI-based FA. Monte Carlo simulations confirm the immunity to process variations.	25

m-GDI: Modified Gate Diffusion Input, GC: Gate Count

Table 2.7: A summary of n-bit VM based on CMOS Technology. (*Citations as recorded on 13/05/2024) continued

Year	Ref.	Technology	Bit	Tool	Node	Delay(ns)	Power(μW)	Area	Explanation	Citations
2017	[60]	CMOS	4	Cadence Virtuoso	45nm	90.29	2.911	-	The VM with modified adder blocks with some FAs replaced by HAs show reduced power and delay.	3
2014	[61]	CMOS	4	Cadence Virtuoso	180nm	-	17.45	-	The VM uses a 14T adder based on CPL logic for low power and high node voltage swings.	5
2012	[62]	CMOS	4	Tanner	16nm	1.71	180	618 TC	4-bit VM is implemented using fundamental 2-bit VMs, CLA, and HA in the design.	53
2012	[63]	CMOS	4	BSIM4	0.25 μm	3.07	-	2.64 μm^2	DSCH2 VLSI CAD is used to design 4-bit multipliers (Braun, CSA, and VM). Simulated results indicate that the proposed VM circuit outperforms others.	4
2023	[51]	Reversible	8	Cadence EDA	180 nm	29.596	196110	915 GC	The VM shows least implementation cost due to reduction in garbage outputs.	2
2023	[52]	FinFeT	8	Cadence Virtuoso	180 nm	53400	3.68	-	At 0.6 V, the FinFET-based VM design showcase a 55.8% reduction in PDP compared to CMOS design.	2
2023	[57]	Compressors	8	Cadence Virtuoso	45 nm	0.4552	9.083	2204.9 μm^2	The 8-bit VM using 3:2 compressors (1976T) achieves 31% lower PDP, validated by Monte Carlo analysis.	6

Table 2.8: A summary of n-bit VM based on CMOS Technology. (*Citations as recorded on 13/05/2024) continued

Year	Ref.	Technology	Bit	Tool	Node	Delay(ns)	Power(μW)	Area	Explanation	Citations
2020	[64]	CMOS-GDI	8	Cadence Virtuoso	-	5.3	4.428	736 TC	The VM using GDI logic is proved superior in contrast to CMOS logic.	0
2017	[65]	CMOS	8	Cadence Virtuoso	180 nm	-	559.1	-	The VM consumes 14.22% and 18.86% less power than array and Wallace multiplier, respectively.	3
2017	[66]	CMOS-mGDI	8	Cadence Virtuoso	180 nm	0.2	30100	748 TC	Simulated at 1.8V, the m-GDI-based multiplier shows reduced metrics compared to alternatives.	14
2017	[60]	CMOS	8	Cadence Virtuoso	45 nm	90.63	25.23	-	The VM using FA and HA is shows lower power and delay in contrast to VM using RCA/CSA/Hybrid adders.	3
2014	[67]	Mc-CMOS	8	Cadence Spice	130 nm	0.244	780.4	-	The UT-based Mc-CMOS VM shows 72.61% improvement in PDP than traditional Mc-CMOS VM.	29
2013	[68]	CMOS/PTL	8	Tanner	90 nm	-	0.148	-	The VM exhibits power efficiency ranging from 19.88% to 34.29% at 100MHz and 15.17% to 29.90% at 50MHz compared to array multiplier.	15
2023	[51]	Reversible	32	Cadence EDA	180 nm	96.291	691920	17184 GC	VM using model-3 demonstrates least implementation cost due to decreased number of garbage outputs.	2

Mc-CMOS: Multiple channel CMOS, TC: Transistor Count, PTL: Pass Transistor Logic

rectangular space required for the design's implementation. An effective design minimizes the total area.

Area Utilization Factor: The area utilization factor of a circuit is a measure of how efficiently the available space is being utilized. It is calculated as the ratio of cell area to total area, multiplied by 100. A higher percentage indicates a favorable design approach.

- *Quantum Cost:* When assessing the effectiveness of QCA designs, the cost parameter is very important. $Cost_{AD}$ is known to be the most general cost parameter, which is derived by the product of the area (in units of μm^2) and the square of the latency (number of clock cycles) (Eq. 2.1) [69].

$$Cost_{AD} = Area * Latency^2 \quad (2.1)$$

For instance, the 2-bit squarer circuits introduced by Angshuman Khan et al. [70] demonstrated area-delay costs of 0.61 and 0.04, respectively. The proposed 2-bit circuits showcase approximately 10 times lower area-delay cost when compared to the recent design by Safoev et al. [71]. Therefore, optimizing the area and minimizing the latency are crucial factors in reducing the quantum cost and enhancing the effectiveness of the QCA circuit designs.

The *Figure of Merit (FoM)* is another key metric specifically tailored to contribute to the complexity and performance of QCA circuits [69]. This QCA-specific cost parameter is determined by considering several factors: the number of majority voter (MG) gates utilized in the design, the number of inverters (INV) employed, the number of operated clocks (CK), and the number of crossovers (CV) used in the QCA layouts (Eq 2.2):

$$FoM = (MV^a + INV + CV^b) * CK^c \quad (2.2)$$

where a, b, and c are exponential weightings assigned to the MG count, CV count, and delay, respectively. The standard values are typically considered as $a = b = c = 2$ [69]. As an illustration, Angshuman Khan et al. [70] proposed 2-bit Vedic squarer circuits in his study. The initial proposed 2-bit squarer design utilized 4 majority gates, 0 inverters, and 2 crossovers, resulting in a latency of 1.75. Consequently, the FoM can be determined as:

$$FoM = (4^2 + 0 + 2^2) * 1.75^2 = 61.25 \quad (2.3)$$

In contrast, for the second 2-bit squarer design , only 1 majority gate, 0 inverters, and 1 crossover were employed, yielding a reduced delay of 0.75. Hence, the FoM is calculated as:

$$FoM = (1^2 + 0 + 1^2) * 1.75^2 = 1.125 \quad (2.4)$$

The tables 2.9 to 2.12 presents a literature overview specifically focused on VM implementations using QCA technology analyzing articles for bit lengths 2-8. These tables provide insights into parameters such as cell count, latency, number of inverters, majority voter gates used, number of crossovers in the design, and quantum cost of the circuit.

2.5 Discussion

By comprehensively analyzing and classifying VM implementations based on these parameters, researchers and designers can gain insight into the strengths and weaknesses of various techniques. This knowledge aids in the selection of appropriate implementation approaches based on specific requirements and constraints, leading to improved performance and efficiency in the design and implementation of VM. Furthermore, the evolution timeline presented in Figure 2.3 showcases significant breakthrough research in the technological approaches used to implement VM. The




Figure 2.3: Timeline of the evolution of VM implementation approaches

Table 2.9: A summary of n-bit VM based on QCA Technology. (**Citations as recorded on 13/05/2024*)

Year	Ref.	Bit	Tool	Layer	Delay	CC	Area	MG	INV	CV	FoM	Cost _{AD}	Explanation	Citations
2023	[72]	2	QCAD, QCAD-E	Coplanar	0.5	107	0.12	-	-	-	-	0.03	Area enhancement of 48.45% is observed with TED of 3.62 e – 003 eV.	0
2022	[73]	2	QCAD-E	Multilayer	1	115	0.13	8	0	5	89	0.13	An ultra-efficient VM with AED of 3.51 e – 003 eV is presented.	3
2022	[70]	2	QCAD, QCAPro, QCAD-E	Coplanar	0.75	64	0.08	1	0	1	1.125	0.045	Area usage of design2 is $\approx$ 16% better than design1.	24
2021	[74]	2	QCAD	Coplanar	2	121	0.19	-	-	-	-	0.76	VM requires 2 QCA HAs(14 cells) and 4 AND gates.	7
2020	[71]	2	QCAD, QCAPro	Coplanar	2.25	194	0.17	7	0	7	496.12	0.86	The design uses a cell interaction-based HA, with detailed energy dissipation analyses.	44
2019	[75]	2	QCAD	Coplanar	4	77	0.17	2	1	0	80	2.72	Yavadunam-based Vedic squarer is designed with basic gates.	2

CC: Cell Count, TED: Total Energy Dissipation, AED: Average Energy Dissipation

Table 2.10: A summary of n-bit VM based on QCA Technology. (*Citations as recorded on 13/05/2024)

Year	Ref.	Bit	Tool	Layer	Delay	CC	Area	MG	INV	CV	FoM	Cost _{AD}	Explanation	Citations
2019	[76]	2	QCAD	Coplanar	3.75	1683	8.42	6	3	2	604.6	118.4	VM is made using 4 MG and 2 HAs with considerable delay of 5 clock cycles.	2
2019	[77]	2	QCAD	Coplanar	8.25	726	2.66	13	9	7	15450.1	181.04	A rotated cell implementation of VM is done using the USE clocking scheme.	22
2018	[78]	2	QCAD	Multilayer	1	291	0.4	10	2	9	183	0.4	2-bit VM is implemented using HA.	13
2023	[72]	4	QCAD, QCAD-E	Coplanar	0.75	1108	1.72	-	-	-	-	0.9675	43.44% improvement in circuit size is observed with TED of 3.62 eV.	0
2022	[70]	4	QCAD, QCAP _{ro} , QCAD-E	Coplanar	1.5	545	0.6	11	16	23	1498.45	1.35	4-bit VM using E-shaped XOR and modified MG reduces cost.	36
2021	[74]	4	QCAD	Coplanar	1	1236	1.48	-	-	-	-	1.48	VM is implemented using a 49 cell RCA.	7
2020	[71]	4	QCAD	Multilayer	5.25	1726	1.74	33	0	26	48647.81	47.95	The 4-bit VM is built using multi-layer RCA.	44

Table 2.11: A summary of n-bit VM based on QCA Technology. (*Citations as recorded on 13/05/2024)

Year	Ref.	Bit	Tool	Layer	Delay	CC	Area	MG	INV	CV	FoM	Cost _{AD}	Explanation	Citations
2019	[75]	4	QCAD	Coplanar	8	211	0.43	-	-	-	-	-	The design requires a 2-bit squarer unit, a complement unit, and a left shifter.	2
2019	[77]	4	QCAD	Coplanar	4	15673	74.64	-	-	-	-	1194.24	A very bulky structure using USE scheme.	22
2018	[78]	4	QCAD	Multilayer	4	1959	2.39	-	-	-	-	38.24	4×4 VM is designed using 2×2 VM, HA and FAs.	13
2016	[79]	4	QCAD	Multilayer	4.25	1955	2.25	64	16	42	106135.25	40.64	The VM is built with HAs and FAs with each clock zone having 15 cells.	36
2023	[72]	8	QCAD, QCAD-E	Coplanar	1.75	7514	10.59	-	-	-	-	32.4625	60% area reductions are indicated with TED of 1.79 e – 001 eV.	0
2020	[80]	8	QCAD	Coplanar	8.5	-	15.26	-	-	-	-	1102.535	Significant reductions in design metrics.	25
2018	[81]	8	QCAD	Multilayer	10.8	13533	18.4	313	83	517	42219719	2126.35	It has higher complexity but is faster due to fewer cells.	36

Table 2.12: A summary of n-bit VM based on QCA Technology. (*Citations as recorded on 13/05/2024)

Year	Ref.	Bit	Tool	Layer	Delay	CC	Area	MG	INV	CV	FoM	Cost _{AD}	Explanation	Citations
2024	[82]	2	QCAD-E	Coplanar	1.75	396	0.64	-	-	-	1.96	-	Two QCA layouts for the 2-bit VM using novel SSG gate are presented optimized for cell count and area using clockzon based crossover	6
2024	[83]	2	QCAD-E	Coplanar	3.25	266	0.53	10	3	4	1256.94	0.52	A low power VM with total energy dissipation of $6.9 \times e - 002eV$ but very high latency and cost	9
2024	[83]	4	QCAD-E	Coplanar	19	2940	7.33	-	-	-	-	2646.13	The designed VM has very high latency and cost and total energy dissipation of $7.64 \times e - 001eV$	9
2024	[84]	4	-	Multilayer	4	1959	2.39	-	-	-	-	38.24	Parity preserving reversible VM presented with no simulation results	13
2026	[85]	2	QCAD	Coplanar	8.5	780	1.74	-	-	-	-	125.71	Reversible and fault tolerant VM is built with 30% reduction in power.	2

timeline demonstrates a paradigm shift from the conventional CMOS approach to the emerging and innovative QCA technology. Initially, early research efforts focused on VM implementations based on well-established and widely used CMOS technology, utilizing CMOS circuits and design methodologies to achieve VM functionality. However, as the timeline progresses, a notable shift towards the novel QCA technology becomes evident. QCA, being a promising alternative to CMOS, offers advantages such as higher speed, lower power consumption, and reduced area requirements. Researchers recognized the potential of QCA in enhancing VM performance and began exploring its application in this domain. Successful implementations of VM using QCA technology have demonstrated improved speed, reduced power consumption, and compact circuitry compared to CMOS-based counterparts. This paradigm shift towards QCA signifies the growing interest and recognition of its benefits over traditional CMOS approaches, indicating a pursuit of enhanced performance, efficiency, and the exploration of new technological frontiers in this field. Concerning Vedic multipliers, various studies have investigated different bit-lengths for multiplier implementations in CMOS technology, as evident from the tables 2.5 to 2.8. A design presented by Jie et al. [86] at 90 nm technology with a clock frequency of 1 MHz reported power dissipation of 2.29×10^{-2} mW. In comparison, Angshuman Khan et al. [70] developed a 2-bit Vedic multiplier using QCA technology, showcasing the effectiveness of this approach. Interestingly, they adopted a fixed frequency of 0.25 THz for their design, and power calculations were carried out using the QCADesigner-E tool. It's important to note that QCA Designer theoretically operates at a standard fixed frequency of 1 THz. Comparing the power dissipation between the CMOS-based Vedic multiplier [86] and the QCA-based implementations PD1 and PD2 by [70], an impressive reduction in power dissipation by 8545 and 16241 times approximately is showcased by the latter, highlighting the potential of QCA technology for energy-efficient digital circuitry. The appeal of QCA nanotechnology lies in its utilization of quantum dots, which possess unique properties that enable the construction of digital circuits with exceptional efficiency. As a result, implementing the Vedic multiplier using QCA technology facilitates high-speed execution of sub-multiplications and additions, accomplished with remarkable energy efficiency. These factors position QCA as a promising candidate for future digital circuit design, as it offers compelling advantages over traditional CMOS approaches. The bit-wise classification of research conducted in the field of Vedic multipliers is depicted in Figure 2.4. It is also evident




Figure 2.4: Bit-wise classification of the research in Vedic Multiplier

from the tables presented above that recent research has predominantly focused on investigating Vedic multiplier implementations using the innovative QCA technology. Particularly, the analysis has been concentrated on the lower-order bits to address verification and reliability aspects. As QCA technology continues to mature, it is anticipated that further research will be directed toward exploring QCA-based VM for higher-order bits, aiming to extend the application of this technology. In the context of the VM design process, behavioral modeling represents the initial step aimed at verifying the fundamental functionality of the VM. This modeling stage is technology-independent, facilitating a comprehensive spectrum of analysis and verification using HDL for Vedic multipliers with higher-order bits. Researchers leverage HDL languages to capitalize on the benefits of FPGA synthesis, which provides flexibility and thorough validation for VM designs encompassing larger bit lengths. This approach ensures a more accurate and efficient verification process, enabling researchers to explore complex VM designs with varying bit lengths, thus contributing to advancements in the field. In conclusion, the translation of the CMOS design process to QCA showcases the potential of QCA as a viable and efficient design method for nanoelectronics, ensuring continued progress in digital design and innovation.

2.6 Summary

This chapter presents a technology-centric categorization of Vedic multiplier implementations, primarily focusing on the software simulation analyses of various n-bit

Vedic multiplier architectures. A thorough comparison of commonly used performance key parameters, such as delay, power consumption, and area requirements, are used to identify the best technology for implementing a Vedic multiplier. The results show that using quantum-dot cellular automata (QCA) technology for the VM implementation speeds up sub-multiplication and addition and offers exceptional energy efficiency. These attributes position QCA as a promising candidate for future digital circuit design, offering compelling advantages over traditional CMOS approaches. Further, the detailed analysis has resulted in a bit-wise classification of the Vedic multiplier, offering a clear overview of the architectural relevance of the technology used for different bit sizes. It serves as a comprehensive resource for researchers and practitioners, paving the way for further research and development in this area.

Chapter 3

Design of energy efficient n-bit Vedic multiplier architecture with improved electrical-parameters

3.1 Introduction

The multiplication technique for two operands A and B, represented as $A = A_1A_0$ and $B = B_1B_0$, follows the Urdhva Tiryagbhyam (UT) sutra. Here, A_0 and B_0 are the least significant bits (LSBs), and A_1 and B_1 are the most significant bits (MSBs). The process begins with the vertical multiplication of the LSBs, which produces the

STEP 1	STEP 2	STEP 3	STEP 4
01 10 0	01 X 10 10	01 10 010	01 10 0010

Figure 3.1: Illustrative depiction of 2-bit UT based Vedic multiplication

first bit of the product (Q_0). Next, crosswise multiplication of A_1B_0 and A_0B_1 is performed, and their sum generates the second bit of the product (Q_1). This is followed by the vertical multiplication of the MSBs ($A_1 \times B_1$), with the resulting sum and carry combining to form the third and fourth bits of the final product (Q_2Q_3) [53], as depicted in Figure 3.1. Similarly, the multiplication process of a 4-bit

STEP 1	STEP 2	STEP 3	STEP 4
1010 1011 0	1010 X 1011 10	1010 X 1011 110	1010 X 1011 1110
STEP 5	STEP 6	STEP 7	STEP 8
1010 X 1011 01110	1010 X 1011 101110	1010 1011 1101110	1010 1011 01101110

Figure 3.2: Illustrative depiction

VM is illustrated in Figure 3.2 using binary operands 1010 (decimal 10) and 1011 (decimal 11). The algorithm involves generating partial products through vertical and crosswise multiplication steps, completing the process in seven steps to produce the final product 01101110 (decimal 110).

3.2 Schematic Representation and Simulation of n-bit Vedic Multipliers

This section proposes the schematic diagram of 2-bit, 4-bit and 8-bit Vedic multiplier architectures using the Urdhva Tiryagbhyam technique from Vedic mathematics in Cadence Virtuoso system design platform, version 6.1.5. The schematic designs are verified and simulated across all possible input combinations in the Analog Design Environment (ADEL) with a 90 nm CMOS technology library file at 1.8 V power supply using the Spectre simulation platform to ensure the reliability of the proposed multipliers.

3.2.1 2-bit VM employing UT Sutra

The schematic design of the 2-bit Vedic Multiplier (VM) is constructed using four AND gates and two half-adder modules, as illustrated in Figure 3.3(a). The corresponding simulation waveform is shown in Figure 3.3(b).




Figure 3.3: Standard CMOS Design of a 2-bit VM

3.2.2 4-bit VM employing UT Sutra

Conventional 4-bit Vedic Multiplier: The design employs four instances of the 2-bit Vedic Multiplier (VM) along with three 4-bit Ripple Carry Adders (RCAs) to compute the final carry and the 8-bit product output (Q_7 to Q_0), as illustrated in Figure 3.4(a). Figure 3.4(b) and 3.4(c) presents the schematic and the corresponding input-




Figure 3.4: Standard CMOS 4-bit VM

output waveform of the conventional multiplier, where Q_7 to Q_0 represent the product bits, and C denotes the final carry output.

Proposed 4-bit Vedic Multiplier: In an effort to enhance the overall working of the multiplier, certain modifications are proposed in the initial building blocks of the architectural design. A special 5-bit adder is designed as shown in Figure 3.5(a) such that it takes 5 bits of binary data and generates a 3-bit output. The internal architecture consists of two full adders to generate the sum and a half adder to generate

the carry bits c_1 and c_0 . Table 3.1 provides the truth table for the novel 5-bit special adder, listing all possible input-output combinations. It contains 32 unique 5-bit input combinations, each resulting in a corresponding three-bit output. However, Figure 3.5(b) illustrates the simulated waveforms for some of these combinations for validating the design.






Figure 3.5: A novel 5-bit special adder

Table 3.1: Truth table of novel 5-Bit special adder


Inputs					Outputs			Inputs					Outputs		
ca	w	x	y	z	c1	c0	sum	ca	w	x	y	z	c1	c0	sum
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1
0	0	0	0	1	0	0	1	1	0	0	0	1	0	1	0
0	0	0	1	0	0	0	1	1	0	0	1	0	0	1	0
0	0	0	1	1	0	1	0	1	0	0	1	1	0	1	1
0	0	1	0	0	0	0	1	1	0	1	0	0	0	1	0
0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1
0	0	1	1	0	0	1	0	1	0	1	1	0	0	1	1
0	0	1	1	1	0	1	1	1	0	1	1	1	1	0	0
0	1	0	0	0	0	0	1	1	1	0	0	0	0	1	0
0	1	0	0	1	0	1	0	1	1	0	0	1	0	1	1
0	1	0	1	0	0	1	0	1	1	0	1	0	0	1	1
0	1	0	1	1	0	1	1	1	1	0	1	1	1	0	0
0	1	1	0	0	0	1	0	1	1	1	0	0	0	1	1
0	1	1	0	1	0	1	1	1	1	1	0	1	1	0	0
0	1	1	1	0	0	1	1	1	1	1	1	0	1	0	0
0	1	1	1	1	1	0	0	1	1	1	1	1	1	0	1



(a) Block Diagram



(b) Schematic design



(c) Input output waveform

Figure 3.6: Proposed 4-bit VM using a special 5-bit adder

Table 3.2: Multiplication results of the 4×4 VM

A		B		Q	
Decimal	Binary	Decimal	Binary	Decimal	Binary
15	1111	15	1111	225	11100001
13	1101	7	111	91	1011011
7	111	15	1111	105	1101001
1	1	2	10	2	10
10	1010	10	1010	100	1100100
8	1000	0	0	0	0
6	110	13	1101	78	1001110
4	100	5	101	20	10100

Building on this adder, an efficient multiplier architecture is developed, comprising sixteen AND gates, six full adders, and three half adders, as depicted in the block diagram in Figure 3.6(a). The CMOS schematic implementation of this architecture

is shown in Figure 3.6(b), while Figure 3.6(c) presents the simulated waveform of the novel design, with Q_7 to Q_0 representing the 8-bit product output. The proposed multiplier has been thoroughly tested for all possible input combinations while the waveform highlights only some results for validation as tabulated in Table 3.2.

3.2.3 8-bit VM employing UT Sutra

This section serves as an extension to the proposed 4-bit VM. An 8-bit VM is introduced using the modified 4-bit VM, supplemented by three 8-bit RCAs as shown in Figure 3.7(a). The schematic design of this 8-bit VM, illustrated in Figure 3.7(b) em-




Figure 3.7: The proposed 8×8 Vedic multiplier

plays the UT algorithm to ensure faster computation, making it ideal for low-power

and high-speed multiplication tasks. The simulated waveforms are illustrated in Figure 3.7(c) and 3.7(d), showing the 8-bit inputs, $A_7 - A_0$ and $B_7 - B_0$, and the resulting 16-bit output, $Q_{15} - Q_0$. In addition, these multiplication results for different input combinations have also been tabulated in Table 3.3.

Table 3.3: Multiplication results of proposed 8-bit Vedic Multiplier

Input A		Input B		Output Q	
Decimal	Binary	Decimal	Binary	Decimal	Binary
127	1111111	127	1111111	16129	0011111100000001
82	1010010	41	101001	3362	0000110100100010
173	10101101	214	11010110	37022	1001000010011110
128	10000000	128	10000000	16384	0100000000000000

3.3 Comprehensive Evaluation of N-bit Vedic Multipliers: Performance Metrics and Thermal Impact on Energy Consumption

In this section, detailed comparison is presented between the proposed multipliers and recent state-of-the-art. The thermal sensitivity of the multipliers is also investigated by analyzing the energy consumption in response to the temperature changes.

Power Delay Product (PDP) and Energy Delay Product (EDP) are key indicators of a design's energy efficiency (as indicated in Eq. 3.1).

$$PDP = Power \times Delay \quad EDP = PDP \times Delay \quad (3.1)$$

A lower PDP signifies better energy efficiency, as it reflects a circuit's ability to operate with minimal power consumption and delay. Similarly, a lower EDP demonstrates an optimal balance between energy efficiency and computational speed, highlighting a design's ability to manage the trade-off between power and delay. These attributes are particularly critical for energy-sensitive and high-speed applications, such as portable devices and energy-efficient processors. In this context, Table 3.4 and Table 3.5 provide valuable insights into the characteristics of the fundamental 2-bit VM module, along with quantitative data and metrics that enable a comprehensive comparison of the performance differences between the traditional and proposed VM modules. The overall improvement in design metrics for the proposed 4-bit and 8-bit VM circuit is

Table 3.4: Parametrical analysis of 2-bit VM

Parameters	2-bit Vedic Multiplier
Power	11.65 μW
Delay	0.11 ns
Energy	0.252 pJ
PDP	1.28 fJ
EDP	0.028 $e^{-21} Js$

Table 3.5: Parametrical analysis of 4-bit and 8-bit VM

Parameters	4-bit VM		8-bit VM	
	Traditional	Proposed	Traditional	Proposed
No. of accepted trans steps	1568	1329	1799	1739
Total transient time (s)	24.32	13.95	39.521	27.41
Peak resident memory (MB)	57.5	50.5	135	110
Transistor Count	762	504	3984	2952
Delay (ns)	0.34	0.17	1.25	0.65
Power (mW)	0.143	0.0685	0.82	0.58
Energy (pJ)	13.10	9.30	33.49	27.38
PDP (fJ)	49.06	12.01	1019.1	378.6
EDP ($e^{-21} Js$)	0.016	0.002	1.27	0.25

also illustrated in Figure 3.8(a) and 3.8(b) respectively. Furthermore, the proposed multipliers have been bench-marked against several existing designs (Table 3.6) reported in the literature [53, 87, 60, 66], with respect to power consumption, delay, and PDP. The results clearly demonstrate that both the 4-bit and 8-bit VM implementations achieve superior performance across all evaluated metrics. The 4-bit and




Figure 3.8: Comparative analysis of traditional and proposed VM implementations

8-bit schematics are simulated for a transition time of 90 ns and 50 ns respectively.

Table 3.6: Comparative analysis of various multipliers with proposed implementation

Multiplier	Technology	Power (μW)	Delay (ns)	PDP
4-bit multipliers				
Wallace Tree using CMOS [87]	90 nm	2283	0.21	473.72 fJ
Wallace Tree using PTL [87]	90 nm	192	0.24	46.28 fJ
VM using Inverted gate [53]	90 nm	290.2	0.28	81.2 fJ
Proposed VM using 5-bit adder	90 nm	68.5	0.17	12.01 fJ
8-bit Vedic multipliers				
CMOS based VM [60]	45 nm	90.63	25.23	2.29 μJ
CMOS m-GDI based VM [66]	180 nm	30100	0.2	6.02 μJ
Proposed CMOS based VM	90 nm	582.46	0.65	377 fJ

The following inferences can be drawn:

1. There is significant reduction in propagation delay of the 4-bit and 8-bit proposed VM in comparison to the traditional designs. Specifically, the suggested 4-bit VM demonstrates a 39.29% improvement in delay when compared to the design reported by Patel et al. [53].
2. In contrast to the traditional design, the proposed 4-bit and 8-bit VM exhibit PDP improvements of 75.52% and 62.85% respectively.
3. The suggested 4- and 8-bit multipliers show remarkable reduction in EDP of 87.5% and 80.31% in contrast to the traditional approaches.
4. The 4- and 8- bit multipliers achieve substantial PDP reductions of 97.5% and 94% respectively when compared to the closest reported designs by Patel et al. [53] and Meti et al. [66].
5. The proposed 4-bit circuit consumes 29% less energy than the traditional multiplier over a 0-90 ns period, while the 8-bit Vedic multiplier achieves an 18% energy reduction over a 0-40 ns period.


3.4 Impact of Temperature Variation on Energy Consumption

The thermal sensitivity of the proposed multipliers plays a critical role in evaluating how temperature variations influence the circuit's overall energy efficiency. Table


3.7 presents a detailed summary of the energy consumption analysis performed in this study. Additionally, Figure 3.9 illustrates the linear relationship between energy consumption and temperature for both 4-bit and 8-bit implementations. The analysis spans a temperature range from -20 to $50^{\circ} \text{Celsius}$, highlighting the impact of thermal fluctuations on energy performance.

Table 3.7: Impact of temperature variation on the energy consumption of 4-bit and 8-bit VM

Temperature ($^{\circ}C$)	Energy of 4-bit VM (pJ)		Energy of 8-bit VM (pJ)	
	Traditional	Proposed	Traditional	Proposed
-20	11.83	8.48	31.01	25.91
-10	12.14	8.67	31.63	26.36
0	12.44	8.85	32.25	26.85
10	12.67	9.02	32.83	27.24
20	12.93	9.18	33.39	27.68
30	13.17	9.35	33.66	28.07
40	13.41	9.51	34.17	28.48
50	13.61	9.66	34.69	28.88
Average	12.78	9.09	32.95	27.43



(a) 4-bit VM



(b) 8-bit VM

Figure 3.9: Temperature-dependent energy consumption of the conventional and proposed VM

The comparative analysis depicts a substantial decrease in energy consumption compared to the traditional design. Specifically, the average energy consumption of the proposed 4-bit VM is 28.8% lower than that of the traditional design, while the 8-bit VM architecture achieves a reduction of 16.7%. Moreover, the graph depicting the energy consumption of the traditional 8-bit VM shows fluctuations with increasing temperature, while the graph for the proposed 8-bit VM shows a linear and stable

trend. This remarkable reduction in energy consumption combined with the proposed designs' stability, highlights the proposed architecture's efficiency and effectiveness.

3.5 Summary

In this work, a comprehensive investigation into the design and performance optimization of Vedic multipliers based on the Urdhva Tiryagbhyam (UT) sutra, emphasizing their applicability in high-speed and low-power digital systems is presented. Two significant architectures were proposed: a 4-bit Vedic multiplier employing a novel 5-bit adder, and an 8-bit extended design constructed through modular reuse and efficient adder integration. The 4-bit and 8-bit designs achieved remarkable improvements in power consumption, delay, and power-delay product (PDP) when benchmarked against conventional multipliers, while also maintaining energy stability across a range of temperatures. These results affirm the architectural efficiency and thermal resilience of the proposed Vedic multiplier implementations. This work underscores the potential of Vedic arithmetic in reducing computational overhead and enabling parallelism, making it highly relevant for resource-constrained and performance-critical applications like digital signal processors, filtering units, and arithmetic logic components. Future research may focus on developing hybrid Vedic architectures for real-time embedded systems, investigating fault-tolerant implementations, and optimizing layout design for ASIC integration. Additionally, the integration of these multipliers into domain-specific architectures like AI accelerators and cryptographic units remains a promising direction.

Chapter 4

Realisation of Majority gate-based adder circuits using different wire schemes in Quantum Dot Cellular Automata technology

4.1 Introduction

Quantum-dot Cellular Automata (QCA) represents a highly promising nanotechnology with the potential to surpass traditional CMOS technology in terms of performance and scalability [88]. The QCA quantum dots are organized in a regular grid and are used to depict the binary digits 0 and 1. The state of a QCA circuit is ascertained by the alignment of the quantum dots, which can be manipulated using electrical or magnetic fields. QCA has several advantages over traditional silicon-based transistor technology. For example, QCA circuits can be much smaller and more energy efficient than their transistor counterparts. They have the potential to revolutionize computing and other fields by enabling the development of very small, more stable, and high-performance devices. Adder circuits are an integral part of digital circuits as they can be used to build devices that can perform complex mathematical calculations, process and analyze data, and perform a wide range of computational tasks. This chapter intends to present novel designs of adders and conduct a thorough evaluation of various attributes. QCADesigner 2.0.3 tool is utilized during the design stage and the two simulation engines: Bistable Approximation and Coherence Vector are used for the functional verification of the adders. The default parameters and initial conditions employed during simulation and performance analysis are summarized in Figure 4.1. A comprehensive performance evaluation is conducted based on these simulations with recent state-of-the-art adder architectures, encompassing various critical parameters such as complexity, total area requirement, quantum cost, and more to provide a well-rounded assessment of each proposed design. In addition, the proposed structures' energy dissipation is successfully evaluated through the QCADesigner-E [89] and QCAPro[90] tools.




Figure 4.1: Types of simulation engines in QCA

4.2 Efficient Co-Planar Adder Designs in Quantum Dot Cellular Automata

In this section, a novel layout for the Half Adder (HA) circuit is presented, followed by the implementation of a Full Adder (FA) circuit through strategic cell placement. Building on this, a 4-bit and 8-bit parallel adders are implemented using the proposed FA design. A key advantage of these designs is their implementation within a single layer, without relying on rotational (45°) cells or wire crossovers. These advancements offer improved circuit efficiency and streamlined layouts of the circuits.

Proposed Half Adder Circuit: Two binary variables, P and Q, can be added using a half adder circuit, generating two outputs: Sum (X) and Carry (CY), which can be computed as follows:

$$\text{Sum} = P \oplus Q \quad \text{Carry} = P \cdot Q \quad (4.1)$$

A new QCA-based single-layer HA circuit is introduced, featuring several distinctive characteristics that set it apart. Notably, it eliminates the need for any crossovers by employing a single INV and an MG gate with a total of 23 cells in a single clock phase as demonstrated in Figure 4.2(a). The presented design achieves a latency




Figure 4.2: Proposed half adder cell design in QCA

of 0.25 clock zones, ensuring efficient operation. The architectural simplicity due to the absence of cross-wiring and low cell count of this design are the two significant benefits. The bi-stable approximation engine is used to display the truth table of HA as presented in Figure 4.2(b).

Full Adder: The arithmetic addition of three input bits is achieved through a combinational circuit called a 1-bit FA, which incorporates two significant bits, P and Q, along with a previous carry input, R. The FA produces two outputs: a sum X and a carry-out CY as:

$$Sum = P \oplus Q \oplus R \quad Carry - out = PQ + QR + PR \quad (4.2)$$

The schematic design, as illustrated in Figure 4.3(a), showcases a well-organized cell structure. Importantly, the proposed FA layout utilizes cell interaction and employs two XOR gates to generate X as well as a 3-input MG gate to produce CY. As depicted, this design avoids the usage of co-planar cross-wiring and solely relies on 90° cells arranged in a single layer. The effectiveness of the design is evident from its compactness, as it requires only 37 cells for the single-layer implementation. Additionally, the design has a latency of 0.5 clock cycles, indicating its efficiency in processing input signals. However, this arrangement lowers the transmission efficiency of the input signal P. Therefore, we also propose a scalable form of the full adder using rotated cell crossover as depicted in Figure 4.3(b). This design is composed of 40 cells with two clocking phases and an area of only $0.03 \mu m^2$. The complete truth table has been thoroughly validated for accuracy using both bi-stable and coherence vector simulation engines, but the output results displayed in Figure 4.4 correspond to the results




Figure 4.3: Proposed QCA-based full adder cell design




Figure 4.4: Verified truth table of proposed full adder

obtained from the bi-stable approximation simulation engine.

n-bit Parallel Binary Adder: An n -bit parallel binary adder is used in digital circuits for n -bit addition where n FAs are cascaded in series. In this study, a 4-bit parallel binary adder is designed by utilizing 4 FAs, as illustrated in Figure 4.5. Consider the following representations of two 4-bit binary numbers, P and Q , represented as $P = P_3 P_2 P_1 P_0$ and $Q = Q_3 Q_2 Q_1 Q_0$, where R is the input carry to the first FA. The output denoted as $X = CY X_3 X_2 X_1 X_0$, consists of 5 bits. The




Figure 4.5: 4-bit parallel binary adder

adder in Figure 4.6 functions using a ripple carry, where the carry ripples from one stage to the next, commonly referred to as a ripple carry adder (RCA). The RCA




Figure 4.6: 4-bit parallel binary adder QCA layout

layout is implemented in a single layer to optimize the cost, as multi-layer designs tend to increase fabrication costs. This design achieves a minimum delay of 1 clock cycle while utilizing 174 cells over a $0.53 \mu m^2$ area.

Because of the numerous entries in the test of the RCA, we evaluated some vector sets using the vector table as shown in Figure 4.7(a). The results can be verified from Figure 4.7(b) as the 4-bit parallel adder runs proficiently with a latency of 1 clock cycle. Furthermore, the study extends to 8-bit RCA, as depicted in Figure 4.8. The adder generates two outputs, $X[7:0]$ and $COUT$, from three inputs, $P[7:0]$, $Q[7:0]$, and $R0$. The implementation employs 371 QCA cells and achieves a minimum latency of 2 clocks.




Figure 4.7: The simulation of the suggested 4-bit parallel adder




Figure 4.8: QCA layout of 8-bit parallel adder

4.2.1 Analyzing Metrics for Proposed QCA Adder Designs

To comprehensively assess the performance of QCA designs, various metrics are taken into consideration. This section analyses various performance attributes related to the proposed adder designs.

Complexity: The design complexity is quantified by the QCA cell count in the layout. Low complexity is desirable for an efficient QCA circuit. In the proposed layouts, HA, FA, and RCA have a complexity of 23, 37, and 174 respectively.

Area Optimization: To ensure a good design, it is desirable to minimize the cell area. The cell area is determined by multiplying the complexity of the circuit with the area of a single cell, assuming each small QCA cell has an area of $18 \times 18 \text{ nm}^2$. The cell areas for the suggested HA, FA and RCA circuits are $0.007 \mu\text{m}^2$, $0.011 \mu\text{m}^2$, and $0.056 \mu\text{m}^2$ respectively.

The rectangular space required to accommodate the circuit's architecture is referred to as the total area. For the proposed designs, the HA, FA, and RCA layouts need total areas of $0.014 \mu\text{m}^2$, $0.027 \mu\text{m}^2$, and $0.39 \mu\text{m}^2$ respectively. The percentage of area used can be calculated by dividing the cell area by the total area and multiplying by 100. These estimates show that the proposed HA, FA, and RCA designs each occupy around 52.8%, 44.44%, and 14.44% of the total area, respectively.

Delay: A key parameter for evaluating a QCA circuit's performance is its delay. It is calculated by multiplying the clock period by the number of clocking zones along its critical path. In QCA circuits, delays are measured in units of 1/4 of a clock cycle. The delay of the suggested HA, FA, and 4-bit RCA layouts are 0.25, 0.5 and 1.0 clock cycles respectively.

Cross Wiring: It is important to avoid wire crossing in QCA designs. The suggested layouts of the adder circuits successfully eliminate wire crossing, resulting in zero instances of any crossovers.

Layers: Multi-layer QCA layout designs are challenging and complex. Hence, single-layer designs are preferred. The proposed designs achieve significant advancements within a single layer, eliminating the requirement for rotational cells.

Cost Calculation: When assessing the effectiveness of QCA designs, the cost parameter is very important. Cost_{AD} is known to be the most general cost parameter, which is derived by the product of the area (in units of μm^2) and the square of the latency (number of clock cycles) (Eq. 4.3) [69].

$$\text{Cost}_{AD} = \text{Area} * \text{Latency}^2 \quad (4.3)$$

The equation demonstrates a direct relationship between the cost function, the area occupied, and the corresponding delay (in clock cycles) of the circuit. Therefore, optimizing the area and minimizing the latency are crucial factors in reducing the quantum cost and enhancing the effectiveness of the QCA circuit designs. The calculated Cost_{AD} of the suggested HA, FA, and 4-bit RCA is 0.001, 0.009, and 0.53 respectively.

The Figure of Merit (FoM) [69], is another key metric specifically tailored to contribute to the complexity and performance of QCA circuits. This QCA-specific cost parameter is determined by considering several factors: the number of MG utilized in the design, the number of INV employed, the number of operated clocks (CK), and the number of crossovers (CV) used in the QCA layouts (Eq. 4.4)

$$\text{FoM} = (\text{MG}^a + \text{INV} + \text{CV}^b) * \text{CK}^c \quad (4.4)$$

where a, b, and c are exponential weightings assigned to the MG count, CV count, and delay, respectively. The standard values are typically considered as $a = b = c = 2$ [69] [91]. It is important to note that the FoM of the proposed HA and FA circuits is 0.3125 and 2.75 respectively. Further, the energy-delay cost function is a different performance evaluation trade-off. It is calculated as (Eq.4.5),

$$\text{Cost}_{\text{ED}} = E^x * D^y \quad (4.5)$$

where D is the delay, E is the dissipated energy, x and y are experimental weights with standard values of 2 [69]. For instance, at $1.0 E_k$ tunneling level, the total energy dissipation of HA and FA is 34.7 meV and 64.1 meV , respectively. Hence, the present designs' energy-delay costs are 0.000075 and 0.001027 respectively.

4.2.2 Realistic Clocks

In order to ensure an efficient routing channel and a consistent structure, realistic clocking is crucial. While various clocking schemes have been suggested [92, 93], the USE clocking scheme [92] proves to be more efficient in terms of cell count, occupied area, and delay due to its regular and adaptable structure. According to the fundamental concept of the USE clocking scheme, clock zones with adjacent numbers are always placed close to one another, while clock zones with nonadjacent numbers are placed farther apart. Adhering to these constraints, a 4×4 matrix




Figure 4.9: Full adder circuit using realistic USE clocking scheme

is depicted in Figure 4.9(a). Within this matrix, each numerical value represents a specific clock zone assigned to the corresponding square, and the arrows show the information flow between QCA cells situated in neighboring clock zones. Each clock zone, whether horizontal or vertical, in a given line of the system, follows a specific order that specifies the direction of information flow: to the right or left, up or down. As a result, each line has a predetermined direction, and adjacent lines are always oriented in the opposite direction [92]. Consequently, the USE clocking scheme is used to build the QCA layout of the proposed FA, as depicted in Figure 4.9(b). The layout consists of 137 cells, occupying an area of $0.18 \mu m^2$, and yields an output after a delay of 1.75 clock cycles. The FA depicted using this technique is a more scalable and regular structure.

4.2.3 Performance Comparison and Discussions

Table 4.1 provides a comprehensive performance analysis, comparing the metrics of the suggested HA design with earlier research to highlight the advancements achieved by our design. Additionally, Figure 4.10 shows the percentage improvement made by the suggested HA design in contrast to the recent works. It is clear from the results presented in Figure 4.10, that the suggested design outperforms other designs in terms of area, latency, and thereby, area-delay cost. The previous designs have complexity in the range of 21-77, with cell area in the range of 0.02 to $0.08 \mu m^2$

Table 4.1: Performance of proposed half adder in comparison to existing designs

Circuits	Cell Count	Total Area(μm^2)	Crossover	Latency	Cost _{AD}
[94]	77	0.08	Multi-layer	1	0.08
[95]	65	-	Co-planar	1.25	-
[96]	62	0.08	NR	2	0.32
[97]	34	0.05	NR	0.75	0.028
[98]	44	0.05	NR	1	0.05
[99]	26	0.027	NR	0.5	0.0067
[100]	21	0.02	NR	0.5	0.005
Proposed	23	0.014	NR	0.25	0.0008

NR: Not Required; Cost_{AD}: Area-to-delay cost

[94, 95, 96, 97, 98, 99, 100]. Although the design presented in [100] achieves a reduced cell count yet our design shows 50% and 84% improvement in terms of latency and area-delay cost. The FA design metrics are thoroughly compared in Table 4.2, and




Figure 4.10: Proposed half adder vs. previous works: percentage improvement in design Metrics

the FA design's percentage improvement over more recent works is graphically shown in Figure 4.11. Our proposed FA design saves 47% of cells while retaining a similar latency(0.5 clock cycles) as compared to the best-reported work [101]. The area-delay cost has also been significantly reduced by 64.3%. Moreover, the suggested adder performs better than the adder in [102], with improvements of 60% in area, 50% in latency, and consequently 90% in the area-delay cost. While having a similar number of cells to the design presented in [103], our concept achieves lower latency

and a 79.6% reduction in area-delay cost, making it robust and cost-effective. Thus, the proposed design shows better performance on a number of critical parameters.

Table 4.2: Performance of proposed full adder in comparison to existing designs

Circuits	Cell Count	Total Area(μm^2)	Crossover	Latency	Cost _{AD}
[88]	60	0.057	NR	1	0.057
[99]	47	0.04	Co-planar	0.75	0.023
[100]	37	0.04	NR	0.75	0.0225
[101]	70	0.056	Co-planar	0.5	0.014
[102]	46	0.05	Co-planar	1	0.05
[103]	37	0.0245	Co-planar	1	0.0245
[104]	228	0.28	NR	1.75	0.857
[105]	114	0.23	Co-planar	1.25	0.359
[106]	75	0.09	Co-planar	0.75	0.051
[107]	61	0.076	Co-planar	0.5	0.019
[108]	56	0.047	Co-planar	1	0.047
[109]-a	52	0.038	NR	0.75	0.023
[109]-b	46	0.04	NR	0.75	0.023
[110]	44	0.043	NR	1.5	0.096
[111]-a	45	0.043	NR	0.75	0.024
[111]-b	43	0.037	NR	0.75	0.021
[112]	41	0.04	Co-planar	0.5	0.01
[113]	41	0.04	Co-planar	0.5	0.01
[114]	40	0.03	NR	1	0.03
[115]	35	0.02	Co-planar	2	0.08
Proposed	37	0.02	NR	0.5	0.005

NR: Not Required; $Cost_{AD}$: Area-to-delay cost

The performance of 4-bit RCA is comprehensively compared in Table 4.3, showcasing its strengths relative to recent designs. Furthermore, Figure 4.12 visually depicts the percentage improvement achieved by our suggested 4-bit RCA design when compared to the recent works. The RCA design put forth by [122] utilizes a minimum number of cells but suffers from a high latency of 5 clock cycles, resulting in a significantly high $Cost_{AD}$ of 4.5. Comparatively, our suggested adder design improves $Cost_{AD}$ by a remarkable 91.33%. In addition, the RCA design outperforms the latest reported RCA design [102] in terms of cell count, latency, and $Cost_{AD}$ by 32%, 33%, and 38.1% respectively. Improvements in design metrics are seen in the design suggested by [121] as it makes use of a multi-layer structure, posing challenges in fabrication. Since our design is built on a co-planar approach, the suggested RCA design is superior to recent designs.




Figure 4.11: Proposed full adder vs. previous works: percentage improvement in design Metrics

Table 4.3: Performance of proposed 4-bit RCA in comparison to existing designs

Circuits	Cell Count	Total Area(μm^2)	Crossover	Latency	Cost _{AD}
[102]	256	0.42	Co-planar	1.5	0.63
[112]	209	0.3	Co-planar	1.25	0.47
[116]	314	0.32	Multi-layer	1.5	0.72
[117]	295	0.3	Co-planar	1.5	0.675
[118]	269	0.37	Co-planar	3.5	4.53
[119]	237	0.24	Multi-layer	1.5	0.54
[120]	187	0.2	Co-planar	4	3.2
[121]	184	0.1	Multi-layer	2	0.4
[122]	70	0.18	Co-planar	5	4.5
Proposed	174	0.39	NR	1	0.39

NR: Not Required; $Cost_{AD}$: Area-to-delay cost

4.2.4 Energy Dissipation Analysis: Assessing Power Consumption

One of the most crucial factors in determining the effectiveness and performance of the QCA circuit is energy dissipation. The analysis is performed using the QCADesigner-E [89] and QCAPro [90] softwares.

Energy calculation using QCADesigner-E: Each QCA cell is taken into account as an energy “bath” by the QCADesigner-E tool throughout each clock cycle. [89]. During each clock cycle, the QCA cells generate an energy “bath” as they sep-




Figure 4.12: Proposed RCA vs. previous works: percentage improvement in design Metrics

arate, resulting in the total energy transferred to the QCA “bath” represented as E_{Bath} . Hence, the sum of all E_{Bath} energies represents the total energy dissipation. The energy calculation may have an error, denoted as E_{RR} , which can be negative, indicating energy transfer from environmental energy.

Table 4.4: Energy analysis of the proposed designs using QCADesigner-E

Energy Dissipation	Proposed Adder Designs		
	HA	FA	4-bit RCA
AED (eV)	8.88e-004	1.83e-003	5.27e-003
TED (eV)	9.77e-004	2.01e-002	5.8e-002

AED: Average Energy Dissipation; TED: Total Energy Dissipation

For the proposed circuits, 500,000 samples are used in the “coherence vector with energy” simulation engine to calculate the energy dissipation. The HA shows a 9.77e-004 eV total energy dissipation (TED), with a negligible error of -9.43e-004 eV. With a small error of -8.57e-005 eV, HA’s average energy dissipation (AED) per cycle is 8.88e-004 eV. For the FA design, the TED amounts to 1.83e-003 eV, with a small error of -1.84e-004 eV. The AED per cycle for the FA is 2.01e-002 eV, with a small error of -2.02e-003 eV. Furthermore, the 4-bit RCA design showcases a TED of 5.27e-003 eV, with a negligible error of -4.76e-004 eV. The AED per cycle for the 4-bit RCA stands at 5.8e-002 eV, with a small error of -5.24e-003 eV. A summary of the energy dissipation results obtained using QCADesigner-E is also presented in Table 4.4.

Energy calculation using QCAPro: The QCA Pro tool [90] is a probabilistic modeling tool that utilizes fast approximation to estimate and analyze polarization error and non-adiabatic switching power loss. The power dissipation maps displaying the thermal hotspots for the suggested HA and FA layouts are shown in Figure 4.13 and Figure 4.14, respectively. These maps illustrate the power dissipation for different tunneling energies, specifically at $0.5E_k$, $1.0E_k$, and $1.5E_k$ at a fixed temperature of 2K presuming all QCA cells have constant power consumption. Comprehensive energy




Figure 4.13: Thermal distribution of the half adder circuit at 2 K with tunneling energies: (a) $E_k = 0.5$, (b) $E_k = 1.0$ and (c) $E_k = 1.5$




Figure 4.14: Thermal distribution of the full adder circuit at 2 K with tunneling energies: (a) $E_k = 0.5$, (b) $E_k = 1.0$, and (c) $E_k = 1.5$

dissipation data for the designed HA circuits, including a comparison of the energy-to-delay cost ($Cost_{ED}$) with previous designs, can be found in tables 4.5 and 4.6. Similarly, for the FA circuits, tables 4.7 and 4.8 are presented for the corresponding data. The suggested HA design demonstrates much-improved energy efficiency when compared to various reported designs [123, 95, 124, 125, 99] at all three tunneling energy levels, as seen in Figure 4.15(a). Specifically, the suggested HA shows energy reductions of 29.5%, 29.3%, and 33.2% at $0.5 E_k$, $1 E_k$, and $1.5 E_k$, respectively in comparison to the closest published design [99]. Furthermore, in the context of energy to delay cost $Cost_{ED}$, the proposed design outperforms all existing solutions,

Table 4.5: Evaluation of energy dissipation for half adder designs under varying tunneling energy conditions

HA Circuit	Leakage ED (meV)			Switching ED (meV)		
	$0.5 E_k$	$1 E_k$	$1.5 E_k$	$0.5 E_k$	$1 E_k$	$1.5 E_k$
[95]	35.47	98.54	168.28	94.9	79.07	65.62
[99]	8.16	24.08	42.3	29.26	25.0	21.06
[123]	17.86	55.56	100.56	97.36	84.65	72.06
[124]	13.81	42.29	75.56	67.73	58.38	49.43
[125]	12.21	37.07	65.81	54.02	46.55	39.51
Proposed	5.35	15.5	26.1	21.02	19.2	16.2

ED: Energy Dissipation

Table 4.6: Evaluation of total energy dissipation and cost efficiency of the half adder designs across various tunneling energy levels

HA Circuit	Total energy dissipation (meV)			$Cost_{ED}$		
	$0.5 E_k$	$1 E_k$	$1.5 E_k$	$0.5 E_k$	$1 E_k$	$1.5 E_k$
[95]	130.37	177.61	233.9	0.0265	0.0493	0.0854
[99]	37.42	49.08	63.36	0.00035	0.0006	0.001
[123]	115.22	140.21	172.62	NA	NA	NA
[124]	81.54	100.67	124.99	0.0016	0.0025	0.0039
[125]	66.23	83.62	105.32	NA	NA	NA
Proposed	26.37	34.7	42.3	0.00004	0.00007	0.0001

NA: Data Not Available, $Cost_{ED}: (TED)^2 \times D^2$




Figure 4.15: Comparison of total energy dissipation in proposed adder circuits and previous works at three tunneling energy levels

Table 4.7: Evaluation of energy dissipation for full adder designs under varying tunneling energy conditions

FA Circuit	Leakage ED (meV)			Switching ED (meV)		
	0.5 E_k	1 E_k	1.5 E_k	0.5 E_k	1 E_k	1.5 E_k
[88]	15.37	44.87	76.92	61.87	56.03	51.61
[95]	81.73	229.58	394.42	154.39	129.06	107.19
[99]	13.31	41.51	74.74	76.8	66	55.8
[100]	15.48	43.11	75.92	42.91	36.72	29.65
[101]	17.79	56.04	103.48	151.88	136.93	120.98
[107]	29.19	84.83	148.5	127.94	108.82	91.46
[108]	14.95	47.9	87.32	92.15	80.63	69.3
[110]	17.3	45.89	76.92	41.11	34.33	28.86
[111]-a	13.91	40.87	72.13	55.13	48.1	41.32
[111]-b	14.15	43.37	77.91	56.98	46.54	42.47
[114]	13.57	38.79	67.14	51.23	42.84	35.52
[123]	31.46	96.51	171.64	158.97	135.54	114.32
[126]	26.52	81.39	147.1	159.02	140.4	121.8
[127]	16.43	51.09	92.6	105.94	92.68	79.61
[128]	14.05	39.32	68.02	50.61	44.67	38.95
[129]	21.38	62.38	106.89	80.92	67.68	57.9
[130]	16.93	51.11	91.37	104.91	92.41	80.36
[131]	11.22	32.95	58.43	64.03	56.66	49.46
[132]	13.96	37.77	63.88	29.55	24.65	20.4
[133]	11.12	32.92	58.37	49.1	42.82	36.62
[134]	9.57	27.97	49.3	51.4	45.08	39.07
Proposed	9.37	27.75	49.5	42.24	36.26	28.88

ED: Energy Dissipation

boasting substantial improvements compared to the recent design [99]. Specifically, it achieves an impressive 88.6% enhancement at 0.5 E_k , an 87.5% improvement at 1 E_k , and a remarkable 90% increase at 1.5 E_k . Further, in Figure 4.15(b), a comprehensive comparison of total energy dissipation in the proposed FA circuit with several existing designs [88, 100, 101, 111, 131, 132, 133, 134] is presented. Remarkably, the proposed FA design exhibits substantial energy reductions compared to the closest reported design [101], amounting to 69.5%, 66.7%, and 65% at 0.5 E_k , 1 E_k , and 1.5 E_k , respectively. The consistent improvement across varying tunneling energy levels further reinforces the potential of the proposed FA in achieving efficient and sustainable computational processes. Particularly, this improvement can be attributed to the integration of low complexity and optimized cell arrangements without the

Table 4.8: Total energy dissipation and cost analysis of proposed FA design versus previous designs at three tunneling energy levels

FA Circuit	Total energy dissipation (<i>meV</i>)			Cost _{ED}		
	0.5 E _k	1 E _k	1.5 E _k	0.5 E _k	1 E _k	1.5 E _k
[88]	77.24	100.9	128.53	0.0059	0.0101	0.0165
[95]	236.12	358.64	501.61	0.2822	0.6511	0.1273
[99]	90.11	107.51	130.54	0.00456	0.0065	0.0095
[100]	58.39	79.83	105.57	0.00191	0.00358	0.00629
[101]	169.67	192.97	224.46	0.0072	0.0093	0.0125
[107]	157.13	193.65	239.97	0.0061	0.00937	0.0143
[108]	107.1	128.53	156.62	0.0114	0.0165	0.0245
[110]	58.41	80.22	105.78	0.00767	0.0144	0.0252
[111]-a	69.04	88.97	113.45	0.0026	0.00445	0.00723
[111]-b	71.13	89.91	120.38	0.00284	0.00454	0.00815
[114]	64.8	81.6	102.66	0.0042	0.0066	0.011
[123]	190.43	232.05	285.96	NA	NA	NA
[126]	185.5	221.7	269	0.0537	0.0767	0.113
[127]	122.37	143.77	172.21	0.0149	0.0206	0.0296
[128]	64.66	83.99	106.97	0.00418	0.00705	0.0114
[129]	102.18	130.05	164.79	NA	NA	NA
[130]	121.84	143.52	171.73	0.0148	0.0205	0.0294
[131]	75.25	89.61	107.89	0.0056	0.008	0.0116
[132]	43.51	62.42	84.28	0.00106	0.0021	0.00399
[133]	60.22	75.74	94.99	0.0009	0.00143	0.0022
[134]	61.04	73.05	88.37	0.0009	0.00133	0.00195
Proposed	51.61	64.1	78.38	0.0006	0.00102	0.00153

NA: Data Not Available, Cost_{ED}: $(TED)^2 \times D^2$

use of any crossover in our designs, making them highly viable for next-generation nanoelectronic applications.

4.3 Efficient Multilayer Quantum-Dot Adder Optimization and Analysis for Future Circuits

The fundamental algebraic operation of addition is the foundation for many different algorithms, including elliptic-curve-cryptography, key-exchange algorithms, etc. However, due to the architectural simplicity of RCA, it is most suitable for use in general-purpose computers. This section presents the design of efficient multi-layer n-bit ripple carry adder (RCA) circuits, built using full adder (FA) units. The outputs are generated across distinct layers and verified using the QCADesigner-Ev2.2 tool,

utilizing bi-stable and coherence vector energy setups with Euler and Runge-Kutta methods. The proposed designs are further evaluated for key performance metrics at three different scale factors (1, 0.8889, and 0.7778), corresponding to cell sizes of $18 \times 18 \text{ nm}$, $16 \times 16 \text{ nm}$, and $14 \times 14 \text{ nm}$, respectively. Additionally, the impact of temperature on the average output polarization of the FA is analyzed. A detailed energy dissipation analysis for the proposed adder design is also provided.

4.3.1 Implementation of n-bit RCA

The proposed n-bit RCA design incorporates a basic module of a one-bit ML-FA, as suggested by [135]. The FA is noteworthy for its efficient use of only 32 standard QCA cells in a three-layered architecture (as illustrated in Figure 4.16(d)), without any use of rotational cells. Figure 4.17 displays the simulated results for the ML-FA in the coherence vector (CV) simulation engine within QCADesigner-E. The latency of the design is noted to be 0.5 clock cycle. The primary cell layer A, incorporates three inputs (X, Y, and Z) into a 3-input XOR gate, generating the output sum. The B layer, connecting the A and C layers, comprises three crossover cells. The C layer utilizes a 3-input majority voter (MG) gate for the carry output. Notably, the outputs (sum and CY) are generated in distinct layers and are not confined within a closed ring of cells. This architectural choice facilitates smooth scaling in larger circuit structures, contributing to the design's adaptability and scalability. The circuit occupies an area of $0.03 \mu\text{m}^2$ and produces output with a latency of only 0.5 clock cycle. Leveraging this scalability advantage, we present n-bit (n=4,8,16) RCA

Table 4.9: Vector table setup for 4-bit RCA

Bus	Inputs	0	1	2	3	4
A	A_3	1	0	1	0	1
	A_2	0	1	0	0	0
	A_1	0	0	0	1	0
	A_0	0	1	0	0	1
B	B_3	0	0	0	1	0
	B_2	1	1	0	0	0
	B_1	1	0	0	0	0
	B_0	0	1	0	1	1
C_{in}	C_{in}	0	1	1	0	1

designs featuring n-cascaded-FAs, facilitating smooth carry transfer between stages.




Figure 4.16: The layout of the designed FA

An n -bit RCA circuit includes inputs $A[n-1 : 0]$, C_{in} , $B[n-1 : 0]$, and outputs carry and sum $[n-1 : 0]$. Sum bits are generated in A layer, and the final carry is produced in C layer, as shown in Figure 4.18(a) and 4.18(c) respectively. Adhering to the design guidelines of maintaining a minimum of two cells in an individual clock [136], ensures efficient implementation and superior performance in metrics like circuit area, number of cells, latency, and area-delay cost.

To ensure the functional correctness of the proposed 4-bit RCA design across a wide range of input scenarios, verification and testing for all possible input combinations have been performed. However, a well-defined vector table has been established defining some of the input vectors, as depicted in Table 4.9. The outputs for the






Figure 4.17: Simulated waveform of ML-FA design

4-bit RCA design simulated using the CV engine are presented in Figure 4.20. One notable advantage of the design is its low latency, with the sum of the adder being calculated after only 4 clock phases, resulting in a latency of one CC.


- *4-bit RCA Implementation:* This implementation as illustrated in Figure 4.19 utilizes 160 cells, occupying an area of $0.1 \mu m^2$, and exhibiting a latency of 1 clock cycle.
- *8-bit RCA Implementation:* As seen in Figure 4.21(a), a total of 342 cells are used for the implementation which occupies an effective area of $0.39 \mu m^2$ and exhibits a latency of 2 clock cycles.
- *16-bit RCA Implementation:* The implementation, shown in Figure 4.21(b), utilizes 768 cells in an area of $1.06 \mu m^2$ with a latency of 4 clock cycles.



(a) A layer



(b) B layer



(c) C layer

Figure 4.18: The three-layered QCA implementation of the proposed 4-bit ML-RCA

4.3.2 QCA Cell-Size Scaling in QCADesigner-E

The size of the QCA cells can be scaled down using the QCADesigner-E tool. The scale factor (SF) for a QCA cell design can be calculated using the following mathe-




Figure 4.19: Cell Arrangement of suggested 4-bit-RCA design




Figure 4.20: Simulation waveform of 4-bit-RCA

mathematical formula [137] :

$$SF = \frac{\text{New cell size (nm)}}{\text{Ideal cell size (nm)}} \quad (4.6)$$


For instance, if the required circuit's cell-size is $14 \times 14 \text{ nm}$, considering the ideal cell-size as $18 \times 18 \text{ nm}$, then the SF is calculated as $SF = 14/18 = 0.7778$. The proposed adder designs have been evaluated for the following SFs:

$SF = 1$: QCA cell-size: $18 \times 18 \text{ nm}$


$SF = 0.8889$: QCA cell-size: $16 \times 16 \text{ nm}$

$SF = 0.7778$: QCA cell-size: $14 \times 14 \text{ nm}$

The design structure for $SF = 0.8889$ and 0.7778 mirrors that of $SF = 1$ cells, as



(a) 8-bit ML-RCA



(b) 16-bit ML-RCA

Figure 4.21: Cell arrangement of three layered n-bit QCA-RCA design

depicted in Figs. 4.16(d), 4.19, 4.21(a), and 4.21(b) for FA and n-bit-RCA designs, respectively. Table 4.10 evaluates the performance of the multi-layer adder designs presented in this section, considering various scaling factors.

Scaling Impact on Design Area: The influence of QCA scaling on the design area of the developed adder circuits is investigated. For the multi-layer FA QCA cells, the following results are observed:

- The $16 \times 16 \text{ nm}$ QCA cell design occupies an area of $0.02 \mu\text{m}^2$, representing a 33.33% reduction in area compared to the $18 \times 18 \text{ nm}$ QCA cell.
- The $14 \times 14 \text{ nm}$ QCA cell design requires only $0.01 \mu\text{m}^2$, yielding a 66.66% reduction in area relative to the $18 \times 18 \text{ nm}$ QCA cell.

Table 4.10: Performance evaluation of ML adder designs across multiple SFs

Circuit	Complexity	TA (μm^2)	CA (μm^2)	Latency	Cost _{AD}	Cell-size (nm^2)	SF
1-bit	32	0.03	0.0103	0.5	0.0075	18×18	1
	32	0.02	0.0081	0.5	0.005	16×16	0.889
	32	0.01	0.0062	0.5	0.0025	14×14	0.7778
4-bit	160	0.17	0.0518	1	0.17	18×18	1
	160	0.13	0.0409	1	0.13	16×16	0.889
	160	0.098	0.0313	1	0.098	14×14	0.7778
8-bit	342	0.47	0.11	2	1.88	18×18	1
	342	0.38	0.0875	2	1.52	16×16	0.889
	342	0.24	0.067	2	0.96	14×14	0.7778
16-bit	768	1.36	0.248	4	21.76	18×18	1
	768	1.09	0.196	4	17.44	16×16	0.889
	768	0.79	0.1505	4	12.64	14×14	0.7778

TA: Total Area; CA: Cell Area; SF: Scaling Factor

Similarly, for the different bit configurations of the RCA circuit, the following percentage improvements are observed:

- The 4-bit RCA shows design area improvements of 23.5% for $16 \times 16 \text{ nm}$ cell size and 42.35% for v cell size, compared to the $18 \times 18 \text{ nm}$ QCA cell.
- The 8-bit RCA demonstrates advancements of 19.14% for $16 \times 16 \text{ nm}$ cell size and 48.9% for $14 \times 14 \text{ nm}$ cell size in the design area, respectively, as compared to the $18 \times 18 \text{ nm}$ QCA cell.
- The 16-bit RCA shows an improvement in design area of 19.85% for $16 \times 16 \text{ nm}$ cell size and 41.9% at $14 \times 14 \text{ nm}$ cell size, respectively, compared to the $18 \times 18 \text{ nm}$ QCA cell.

It can be noticed from Table 4.10 that decreasing the QCA cell size has a significant impact on the design area of adder circuits, resulting in greater efficiency and compactness for both FA and RCA designs.

Scaling Impact on Quantum Cost ($Cost_{AD}$): The effectiveness of QCA designs is majorly determined by the cost parameter. The most widely employed cost parameter (denoted as $Cost_{AD}$) [69], is derived by multiplying the total area (measured in μm^2) with the square of the latency (number of clock cycles). This equation establishes a clear and direct relationship between the cost function, the total area, and the corresponding delay in clock-cycles. Consequently, any optimization achieved in the total area through scaling-down will also lead to reduction in the quantum cost,

enhancing the overall effectiveness of the QCA circuit designs. Specifically, for 1-bit-FA experiences Cost_{AD} is reduced by 33.3% and 66.66% for QCA cell sizes $16 \times 16 \text{ nm}$ and $14 \times 14 \text{ nm}$ respectively. Similarly, 23.5% and 42.35% reduction in Cost_{AD} is achieved for a 4-bit RCA circuit for cell sizes $16 \times 16 \text{ nm}$ and $14 \times 14 \text{ nm}$ respectively. Comparable reductions of 19.14% and 48.9% in Cost_{AD} are observed for 8-bit RCA for cell sizes of $16 \times 16 \text{ nm}$ and $14 \times 14 \text{ nm}$ respectively. In addition, Cost_{AD} is decreased for 16-bit RCA by 19.85% for a $16 \times 16 \text{ nm}$ cell and by 41.91% for a $14 \times 14 \text{ nm}$ cell. These results highlight the significance of scaling down QCA cell sizes, leading to substantial improvements in area-delay costs and enhancing the overall efficiency of QCA circuit designs.

4.3.3 Energy Dissipation Analysis using QCADesigner-Ev2.2

The proposed 4-bit-RCA circuit's energy dissipation is determined using the coherence-vector with-energy engine in the QCADesigner-E v2.2 tool. As a result, the TED amounts to $4.8\text{e-}002 \text{ eV}$, with a small error of $-4.88\text{e}003 \text{ eV}$. The AED per cycle is $4.36 \text{ e-}003 \text{ eV}$, with a small error of $-4.44\text{e-}004 \text{ eV}$. Table 4.11 provides an overview of energy dissipation results obtained through QCADesigner-E v2.2 comparing different 4-bit RCA designs. Notably, when contrasted with the latest state-of-the-art designs, the proposed 4-bit RCA stands out by demonstrating the least energy dissipation due to the compact, and systematic arrangement and placement of cells across three layers within the circuit.

Table 4.11: Energy dissipation of 4-bit-RCA circuits using QCADesigner-Ev2.2

4-bit RCA Designs	AED per cycle (eV)	TED (eV)
[119]	5.91e-003	6.32e-002
[133]-a	7.19e-003	7.91e-002
[133]-b	6.63e-003	7.29e-002
[138]-a	13.1e-003	14.4e-002
[138]-b	10.3e-003	11.4e-002
[139]	5.53e-003	6.09e-002
[140]	5.27e-003	5.80e-002
Proposed	4.36e-003	4.80e-002

AED: Average Energy Dissipation; TED: Total Energy Dissipation

4.3.4 Average Output Polarization Analysis

The Average Output Polarization (AOP) represents the average energy difference between the maximum(P_{max}) and minimum(P_{min}) polarization states of the output cells in the QCA circuit [141] calculated as:

$$AOP = \frac{P_{max} - P_{min}}{2} \quad (4.7)$$

For the output sum of the considered FA circuit with the scaling factor of 0.7778, the maximum polarization at $T = 2K$ is $9.72e - 01$ and the minimum polarization is $-9.72e - 01$; hence, the AOP can be calculated as shown in Eq. 4.8:

$$\frac{[(9.72e - 001) - (-9.72e - 001)]}{2} = 3.57578 \quad (4.8)$$

Table 4.12: AOP calculation for ML-FA using Bi-stable approximation engine in QCADesigner-E tool for $T = 1K$

Cell Size (nm^2)	Output	P_{max}	P_{min}	AOP	TST
18×18	sum	9.54e-001	-9.54e-001	3.509	5 sec
	CY	9.55e-001	-9.55e-001	3.513	
16×16	sum	9.63e-001	-9.63e-001	3.542	5 sec
	CY	9.65e-001	-9.65e-001	3.55	
14×14	sum	9.72e-001	-9.72e-001	3.576	4 sec
	CY	9.74e-001	-9.74e-001	3.583	

AOP: Average Output Polarization; TST: Total Simulation Time

Table 4.13: AOP calculation for ML-FA using CV engine in QCADesigner-E for $T = 1K$

Cell Size (nm^2)	Output	Euler				Runge Kutta			
		P_{max}	P_{min}	AOP	TST (s)	P_{max}	P_{min}	AOP	TST (s)
18×18	sum	0.955	-0.955	3.513	27	0.955	-0.955	3.513	62
	CY	0.955	-0.955	3.513		0.955	-0.955	3.513	
16×16	sum	0.964	-0.964	3.546	26	0.964	-0.964	3.546	60
	CY	0.965	-0.965	3.550		0.965	-0.965	3.550	
14×14	sum	0.972	-0.972	3.575	26	0.972	-0.972	3.575	60
	CY	0.974	-0.974	3.583		0.974	-0.974	3.583	

AOP: Average Output Polarization; TST: Total Simulation Time




Figure 4.22: AOP versus temperature for ML-FA for three SFs

In Tables 4.12 and 4.13, P_{max} and P_{min} are the the maximum and minimum value of output polarization respectively for three different simulation engines across various SF for $T = 1K$. The average output polarisation for the 1-bit FA is assessed at varying temperatures through the application of the Euler method within the coherence vector simulation engine in QCADesigner-E tool. This analysis considered three distinct scaling factors ($SF = 1, 0.889, 0.7778$), and the compelling results are visually represented in Figure 4.22. Notably, the findings indicate the reliable functionality of the circuits, delivering precise outputs for both sum and carry functions within the temperature range of $1K$ to $8K$. However, as the temperature exceeds $8K$, the AOP experiences a significant and abrupt drop, resulting in inconsistent output for the FA. A discernible trend can be seen as the cell size is reduced, showcasing an enhanced resilience of the circuit and an increased AOP stability with temperature fluctuations. Furthermore, this analysis is also extended to the proposed 4-bit RCA, employing three distinct scaling factors. In comparison with circuits proposed by [133] as well as [140], with scaling factor of 1 (i.e. cell size of $18 \times 18 \text{ nm}$), the results, illustrated in Figure 4.23, highlight intriguing insights. Significantly, the proposed RCA with $SF = 0.7778$, corresponding to cell-size of $14 \times 14 \text{ nm}$, emerges as the most robust and consistent design across all five outputs[Cout S3 S2 S1 S0] within the temperature range up to $8K$. In contrast, the design by [133] exhibits significant polarisation drop for all outputs after reaching $6K$, indicating a potential performance limitation. Additionally, recent design by [140] reveals a sharp decline in polarisation for the output S3 after surpassing $6K$, resulting in an incorrect output. This comprehensive analysis underscores the importance of cell-size considerations in optimizing circuit performance across varying temperature conditions.




Figure 4.23: AOP trends across temperature for proposed 4-bit-RCA across three scaling factors and reference designs

4.3.5 Quantitative Assessment of n-bit RCA Circuits: Key Design Metrics

The key metrics for the 4-bit RCA design, concerning previous designs at $SF = 1$, are presented in Table 4.14. The proposed 4-bit-RCA design excels in all parameters, achieving significant advancements across various multi-layer configurations. Notably, it demonstrates a substantial 89.41% reduction in Cost_{AD} compared to the approach by [102], an impressive 81.4% enhancement over [119], and a substantial 36% improvement compared to the design presented by [121] respectively.

Table 4.14: Performance evaluation of 4-bit QCA-RCA

References	Cell Count	TA (μm^2)	Delay	Crossover	Cost _{AD}
[102]	256	0.42	1.5	Co-planar	0.945
[112]	209	0.3	1.25	Co-planar	0.469
[116]	314	0.32	1.5	Multi-layer	0.72
[117]	295	0.3	1.5	Co-planar	0.675
[119]	237	0.24	1.5	Multi-layer	0.54
[121]	184	0.1	1.25	Multi-layer	0.156
[133]-a	233	0.28	1.25	Co-planar	0.438
[133]-b	209	0.25	1.25	Co-planar	0.391
[138]-a	331	0.44	3.5	Co-planar	5.39
[138]-b	309	0.38	3.5	Co-planar	4.655
[139]	125	0.17	2.75	Co-planar	1.286
[140]	174	0.39	1	Not-Required	0.39
[142]	308	0.29	2	Multi-layer	1.16
[143]	212	0.194	5	Co-planar	4.85
[144]	339	0.25	1.75	Co-planar	0.765
[145]	250	0.36	2.75	Co-planar	2.723
Proposed	160	0.1	1	Multi-layer	0.1

TA: Total Area; Cost_{AD}: Area to Delay Cost

Consequently, compared to the latest co-planar designs, our proposed approach outperforms existing models, achieving a cost reduction of 74.35% from [140], an impressive 92.22% improvement over [139], an outstanding 98.14% reduction according to [138], and a notable 77.16% enhancement over [133] design. To further visualize these achievements, Figure 4.24 presents a graphical representation comparing the key parameters across various RCA circuit designs. The graph demonstrates that the proposed 4-bit RCA excels in all parameters by optimizing cell count, reducing the area, and minimizing latency. This optimization leads to a notable reduction in area-delay cost, highlighting the superior performance and cost-effectiveness of the proposed design across both multi-layer and co-planar architectures.

Also, it's worth noting that only certain papers provide data for all 4-bit, 8-bit, and 16-bit RCA implementations. Table 4.15 clearly shows the percentage improvements achieved by our proposed RCA designs, highlighting their superiority over existing counterparts. The following insights further explain these advancements:

- The proposed design introduces substantial improvements in various metrics compared to [150]. Notably, it achieves a remarkable 47.36%, 37.09%,

Table 4.15: Comparison of various Design Metrics of n-bit-RCA

Ref.	Bit	CO	Cells		Total Area		Cell Area		Latency		Cost _{AD}		CS	SF
			Count	% Imp.	μm^2	% Imp.	μm^2	% Imp.	Clk	% Imp.	$A * L^2$	% Imp		
[119]	4	ML	237	32.48%	0.24	58.33%	0.08	32.89%	1.5	33.33%	0.54	81.50%	18 × 18	1
	8	ML	517	33.80%	0.59	33.90%	0.17	34.13%	2.5	33.33%	3.69	57.70%	18 × 18	1
	16	ML	1224	37.25%	1.55	31.61%	0.40	37.37%	4.5	33.33%	31.39	46%	18 × 18	1
[146]	4	ML	178	10.11%	0.17	41.17%	0.06	11.45%	1.5	33.33%	0.38	73.70%	18 × 18	1
	8	ML	455	24.80%	0.71	45.10%	0.15	26.66%	2.5	33.33%	4.44	64.90%	18 × 18	1
	16	ML	1298	40.83%	1.97	46.20%	0.42	40.48%	4.5	33.33%	39.89	57.50%	18 × 18	1
[147]	4	ML	651	75.42%	1.2	91.70%	0.21	76.19%	4.25	76.50%	21.68	99.50%	18 × 18	1
	8	ML	1449	76.39%	3.56	89.00%	0.47	76.59%	8.25	75.80%	242.3	99.40%	18 × 18	1
	16	ML	3771	79.63%	11.77	90.90%	1.22	79.67%	16.25	75.40%	3108.02	99.50%	18 × 18	1
[142]	4	ML	308	48.05%	0.29	65.50%	0.10	50.00%	2	50%	1.16	91.40%	18 × 18	1
	8	ML	695	50.79%	0.79	50.60%	0.23	52.17%	3.75	46.70%	11.11	86%	18 × 18	1
	16	ML	1759	56.34%	2.51	57.80%	0.57	56.14%	5	20%	62.75	73%	18 × 18	1
[148]	4	CP	558	71.32%	0.85	88%	0.18	72%	5	80%	21.25	99.50%	18 × 18	1
	8	CP	1528	77.61%	2.93	86.70%	0.50	78.00%	9	77.80%	237.33	99.30%	18 × 18	1
	16	CP	4652	83.49%	10.85	90.20%	1.51	83.44%	17	76.50%	3135.65	99.50%	18 × 18	1
[149]	4	ML	166	3.61%	0.12	16.70%	0.05	0.00%	1.5	33.33%	0.27	63%	18 × 18	1
	8	ML	430	20.46%	0.4	2.50%	0.14	21.43%	2.5	33.33%	2.5	37.60%	18 × 18	1
	16	ML	1246	38.36%	1.42	25.40%	0.40	38.00%	4.5	33.33%	28.76	41%	18 × 18	1
[143]	4	CP	212	24.52%	0.194	48.50%	0.07	28.57%	1.25	20%	0.3	66.70%	18 × 18	1
	8	CP	513	33.33%	0.452	13.70%	0.17	35.29%	2.25	20%	2.29	31.90%	18 × 18	1
	16	CP	1401	45.18%	1.44	26.40%	0.45	44.44%	4.25	20%	26.01	34.80%	18 × 18	1
[150]	4	CP	156	-2.5%	0.19	47.36%	0.05	0.00%	2.25	55.55%	0.96	89.58%	18 × 18	1
	8	CP	501	31.70%	0.62	37.09%	0.16	31.25%	4.25	52.94%	11.2	86.07%	18 × 18	1
	16	CP	1205	36.26%	2.58	58.91%	0.39	35.89%	8.25	51.51%	175.6	90.34%	18 × 18	1
Proposed	4	ML	160	-	0.1	-	0.05	-	1	-	0.1	-	18 × 18	1
	4	ML	160	-	0.09	-	0.04	-	1	-	0.1	-	16 × 16	0.889
	4	ML	160	-	0.08	-	0.03	-	1	-	0.09	-	14 × 14	0.7778
Proposed	8	ML	342	-	0.39	-	0.11	-	2	-	1.56	-	18 × 18	1
	8	ML	342	-	0.24	-	0.09	-	2	-	0.96	-	16 × 16	0.889
	8	ML	342	-	0.19	-	0.07	-	2	-	0.76	-	14 × 14	0.7778
Proposed	16	ML	768	-	1.06	-	0.25	-	4	-	16.96	-	18 × 18	1
	16	ML	768	-	0.79	-	0.20	-	4	-	12.64	-	16 × 16	0.8889
	16	ML	768	-	0.68	-	0.15	-	4	-	10.88	-	14 × 14	0.7778

 CO: Crossover; CS: cell-size; Clk: Clock Cycle; SF: Scaling Factor; $Cost_{AD}$: Area to Delay Cost




Figure 4.24: Comparison of performance metrics for 4-bit RCA

- and 58.91% reduction in the total area for 4-bit, 8-bit, and 16-bit RCA, respectively. Additionally, the latency improvements are significant, with reductions of 55.55%, 52.94%, and 51.51% for 4-bit, 8-bit, and 16-bit RCA, respectively, when compared to the work of [150]. Furthermore, the proposed design outperforms this most recent design by showcasing noteworthy cost advancements of 89.58%, 86.07%, and 90.34% in 4-bit, 8-bit, and 16-bit RCA, respectively.
- In comparison to [149], the proposed ML RCA design exhibits notable improvements across all design metrics. Specifically, the proposed designs offer substantial cost reductions of 63%, 37.6%, and 41% for 4-bit, 8-bit, and 16-bit RCA, respectively.
 - Similarly, when contrasted with the designs presented by [143], the proposed 4-bit, 8-bit and 16-bit-RCA designs demonstrate significant cost enhancements of 66.7%, 31.9%, and 34.8%, respectively. These findings underscore the superiority of the proposed ML-RCA over existing methodologies.

Ultimately it is observed that as the bit-size increases, the proposed RCA consistently outperforms across all important design metrics, indicating its superior performance and efficiency.

4.4 An Efficient Co-Planar Design of Carry-Save Adder Circuit (QCA-3x4B-CSA) using Quantum-Dot Cellular Automata with Optimized Energy Dissipation

4.4.1 Proposed QCA-3x4B-CSA Circuit Implementation

This section presents the design approach and implementation of the 4-bit three-input carry-save adder (QCA-3x4B-CSA) circuit. The full adder, shown in Figure 4.3(a) [140], serves as the foundational building block for implementing the QCA-3x4B-CSA circuit. The structural diagram representation of the QCA-3x4B-CSA circuit is




Figure 4.25: The proposed three-input 4-bit carry save adder (QCA-3x4B-CSA)

demonstrated in Figure 4.25(a). The implementation utilizes eight FA circuits which take three 4-bit inputs as P [P3P2P1P0], Q [Q3Q2Q1Q0] and R [R3R2R1R0] to generate a 6-bit output S [S5S4S3S2S1S0]. The QCA-3x4B-CSA layout employs the co-planar cross-wiring technique to reduce costs since multi-layer crossover designs typically result in higher fabrication costs. The suggested QCA-based QCA-3x4B-CSA circuit design, illustrated in Figure 4.25(b), ensures minimal delay of 1.25 clock cycles with total cell count of 431 cells in an area of $0.512 \mu m^2$. Due to the extensive




Figure 4.26: The proposed three-input 4-bit carry save adder (QCA-3x4B-CSA)

entries in the QCA-3x4B-CSA truth table, a few vector sets are examined, as shown in the vector table in Figure 4.26(a). Based on this, the simulation outputs are verified in Figure 4.26(b) to demonstrate the proficiency of the QCA-3x4B-CSA circuit.

4.4.2 Average Output Polarization

The average output polarization for the proposed QCA-3x4B-CSA circuit is assessed for all outputs at varying temperatures through the application of the Euler method within the coherence vector simulation engine in QCADesigner-E tool. The compelling results for the outputs S5-S0 across three scaling factors are visually represented in Figure 4.27. The graphs clearly indicate the stable functionality of the QCA-3x4B-CSA circuit, providing accurate outputs [S5-S0] across a temperature range of $1K$ to $8K$. However, beyond $8K$, the AOP experiences a sharp decline for all bits, resulting in inconsistent performance. It is worth noticing further that the proposed QCA-3x4B-CSA circuit with $SF = 0.778$, corresponding to the QCA cell dimensions of $14 \times 14 \text{ nm}$, emerges as the most resilient and uniform design across all six outputs [S5 S4 S3 S2 S1 S0] within $T \leq 8K$.

4.4.3 Energy Dissipation Analyses

Energy dissipation is a crucial factor that significantly influences the performance of QCA circuits. The analysis is performed using the QCADesigner-E v2.2 [89] and




Figure 4.27: AOP trends across temperature for proposed QCA-3x4B-CSA circuit across three scaling factors

QCAPro [90] softwares.

Energy Dissipation Analyses using QCADesigner-E v2.2:

The adder circuits are evaluated for the energy dissipation using the QCADesigner-E v2.2 software. An overview of the obtained energy dissipation results for the adder circuits and the Cost_{ED} are presented in Table 4.16. It is evident from the Table that

Table 4.16: Analysis of energy dissipation of the proposed adder circuits using QCADesigner-E v2.2

Circuit	SF	Average ED (eV)		Total ED (eV)		Cost_{ED}
		E_{bath}	E_{rr}	E_{bath}	E_{rr}	
FA [140]	1	1.83e-003	-1.83e-004	2.01e-002	-2.02e-003	0.0001
	0.889	1.59e-003	-1.58e-004	1.75e-002	-1.76e-003	0.00007
	0.778	1.35e-003	-1.32e-004	1.49e-002	-1.45e-003	0.00005
QCA-3x4B-CSA	1	1.01e-002	-8.33e-004	1.11e-001	-8.33e-004	0.018
	0.889	9.72e-003	-8.12e-004	1.06e-001	-8.12e-004	0.017
	0.778	8.84e-003	-7.13e-004	9.68e-002	-7.84e-003	0.014

SF: Scaling Factor ED: Energy Dissipation; Cost_{ED} : Energy to delay cost

the QCA cell size scaling has a significant impact on the proposed circuits, leading to reductions in total energy dissipation and cost. Specifically, for the FA [140] circuit, $14 \times 14 \text{ nm}$ cell size corresponding to a $SF = 0.778$ shows 25.9% reduction in TED as

compared to the ideal size and a corresponding 50% reduction in the Cost_{ED} . Similarly, the scaling of 0.778 in the proposed QCA-3x4B-CSA circuit decreases the TED to 12.2% marking a 22.2% reduction in Cost_{ED} , making the circuits more energy-efficient and cost-effective at smaller cell sizes.

Energy Dissipation Analyses using QCAPro:

QCAPro software [90] serves as a probabilistic simulation platform that uses fast approximation to analyze both polarization inaccuracies and energy dissipation from non-adiabatic switching. The power dissipation maps displaying the thermal hotspots for the suggested QCA-3x4B-CSA layout is shown in Figure 4.28. The Table 4.17 further presents the switching, leakage and total power dissipation for the suggested adder circuits along-with the Cost_{ED} parameter evaluated at different tunneling energies, specifically at $0.5E_k$, $1.0E_k$, and $1.5E_k$ at a fixed temperature of $2K$ presuming all QCA cells have constant power consumption.




Figure 4.28: Thermal Distribution at $E_k = 0.5$ of the Three-Input QCA-3x4B-CSA Circuit Observed at $T = 2 K$

Table 4.17: Evaluation of energy dissipation for adder designs under varying tunneling energy conditions

Circuit	0.5 E_k	1.0 E_k	1.5 E_k	Energy Dissipation
FA [140]	9.37	27.75	49.5	Leakage (meV)
FA [151]	22.14	67.37	120.49	
4-bit RCA [151]	116.69	531.01	912.43	
4-bit CLA [151]	356.84	1075.9	1612.2	
Proposed QCA-3x4B-CSA	150.32	410.1	631.18	
FA [140]	42.24	36.26	28.88	Switching (meV)
FA [151]	122	105.31	89.42	
4-bit RCA [151]	779.3	658.22	549.02	
4-bit CLA [151]	871.09	723.93	623.97	
Proposed QCA-3x4B-CSA	367.5	313.17	254.22	
FA [140]	51.61	64.1	78.38	Total (meV)
FA [151]	144.2	172.68	209.91	
4-bit RCA [151]	896.07	1189.23	1461.45	
4-bit CLA [151]	1227.93	1799.83	2236.15	
Proposed QCA-3x4B-CSA	517.82	723.25	885.4	
FA [140]	0.0006	0.00102	0.00153	$Cost_{ED}$
FA [151]	36.05	43.17	52.4775	
4-bit RCA [151]	10976.86	14568.07	17902.76	
4-bit CLA [151]	78587.52	115189.1	143113.6	
Proposed QCA-3x4B-CSA	0.417	0.816	1.223	

FA: Full Adder; RCA: Ripple Carry Adder; CLA: Carry Lookahead Adder

4.4.4 Comparative Insights on Performance Metrics

This section provides a comparative analysis of the proposed QCA implementation of the QCA-3x4B-CSA circuit against existing designs in the literature, focusing on key performance metrics such as number of cells, latency, design space, and area-to-delay cost ($Cost_{AD}$). Furthermore, the performance of the presented adder circuit is evaluated in relation to other complex adder architectures, offering a comprehensive view of its efficiency and competitive advantages. Table 4.18 compares the suggested QCA implementation of the QCA-3x4B-CSA circuit with the existing designs. The following observations highlight the improvements in various parameters:

- *Cell count:* The proposed QCA-3x4B-CSA circuit with $SF = 1$ shows an impressive 38.07% and 34.89% reduction compared to [107] and [154] respectively. A notable 17.27% reduction is observed as compared to the most recent design [153]. However, there is a slight increase in cell count when compared to [135],

Table 4.18: Comparative Analysis of QCA-3x4B-CSA designs with recent state of art

Reference	Cell Count	Latency	Area	Layer	Cost _{AD}	SF
[107]	696	2.25	0.66	CP	3.34	1
[135]	347	2.25	0.37	ML	1.87	1
[152]	525	2.5	0.55	ML	3.44	1
[153]	521	1.75	0.62	CP	1.91	1
[154]	662	1.75	0.83	CP	2.54	1
Proposed	431	1.25	0.512	CP	0.8	1
Proposed	431	1.25	0.399	CP	0.62	0.889
Proposed	431	1.25	0.289	CP	0.45	0.778

Cost_{AD}: Area to delay cost; SF: Scaling factor

as it uses multi-layer crossover technique to minimize the cell count but further increases fabrication cost.

- *Latency*: The suggested design achieves an impressive 44.44% and 50% reduction in latency as compared to the designs presented by [107] and [154]. A notable 28.57% improvement is seen in contrast to the recent reported design by [153].
- *Cost_{AD}*: The proposed QCA-3x4B-CSA design shows an impressive 76.35%, 77.03% and 68.9% reduction in Cost_{AD} compared to CSA designs in [107], [152] and [154] respectively. Additionally, a significant improvement of 58.64% is observed compared to the recent design by [153]. Further, as the SF is reduced, a significant decrease in the Cost_{AD} is observed. For the cell size of $14 \times 14 \text{ nm}$, a total cost reduction of 43% is observed in the proposed design in contrast to the ideal cell size.

The proposed QCA-3x4B-CSA design demonstrates superior performance across all design metrics when compared to various existing adders, as illustrated in Table 4.19. Specifically, the proposed design achieves a significant 88.64% improvement in the Cost_{AD} as compared to the carry lookahead adder (CLA) by Cho et al. [156] and an impressive 77.48% improvement compared to the most recent CLA adder presented in [107]. Furthermore, substantial cost improvements are also observed relative to the various adders presented by Pudi et al. [144], with improvements of 68.02% over the Ladner-Fischer adder, 73.22% over the Kogge Stone adder, and 59.90% over both the Han-Carlson and Brent-Kung adder. Notably, the proposed CSA circuit significantly

Table 4.19: Comparison of performance metrics of various adders

Circuits	Cell Count	Latency	Area	Layer	Cost_{AD}
CLA [107]	777	2.75	0.92	ML	6.96
Ladner-Fischer [144]	698	2	0.618	ML	2.47
Kogge-Stone [144]	815	2	0.738	ML	2.95
Han Carlson [144]	680	1.75	0.645	ML	1.97
Brent-Kung [144]	680	1.75	0.645	ML	1.97
CLA [151]	739	8	2.10	CP	134.4
CLA [155]	568	4.25	1.26	ML	22.75
CLA [156]	1575	3.5	1.89	CP	23.15
Proposed QCA-3x4B-CSA	431	1.25	0.512	CP	0.79

CLA: Carry LookAhead Adder; Cost_{AD}: Area to delay cost

outperforms the most recent CLA adder [151]. These enhancements underscore the efficiency and effectiveness of the proposed design in optimizing key performance parameters.

4.5 Summary

This chapter presented a comprehensive investigation into QCA-based adder circuits, covering both co-planar and multilayer implementations, with the goal of achieving minimal area, delay, and energy consumption. Novel half and full adder layouts were proposed and extended into 4-bit, 8-bit, and 16-bit RCAs, along with a three-input CSA. The multilayer RCA architecture achieved up to 90.3% reduction in quantum cost and significant improvements in latency and area compared to recent state-of-the-art designs, while the co-planar RCA design, implemented without crossovers or rotational cells, achieved a 61.1% reduction in quantum cost and 58.4% improvement in latency. The proposed CSA design further enhanced efficiency, showing a 76.35% improvement in quantum cost over comparable existing circuits. Detailed simulations using QCADesigner-E and QCAPro validated the proposed designs' robustness in terms of energy dissipation, delay, and output polarization across varying temperatures and scaled cell sizes. Comparatively, the multilayer architectures offer greater compactness and performance, while the co-planar designs provide layout simplicity and fabrication feasibility. These results confirm the potential of QCA as a scalable, low-power alternative to CMOS for arithmetic logic design. The validated adder designs developed in this chapter form the foundational building blocks for the

multiplier architectures discussed in the following chapter, where they are leveraged to construct efficient Vedic multipliers using QCA technology.

Chapter 5

Design and implementation of a cellular automata-based Vedic multiplier using designed adders to analyze performance in terms of complexity, area, delay, and cost functions

5.1 Introduction

Recent advancements in Quantum-dot Cellular Automata (QCA) have led to efficient implementations of arithmetic circuits, particularly adders and multipliers, with a strong focus on minimizing carry propagation delay [157, 158, 159]. In parallel, researchers have explored various sutra-based Vedic multiplier (VM) designs in QCA, such as Urdhva Tiryakbhyam, Nikhilam, and Anurupayana. Earlier works, including layered 2-bit and 4-bit architectures by Pooja et al. [160], and co-planar FIR filter-based VMs by Gassoumi et al. [76], demonstrated functional implementations but suffered from high cell counts, and significant latency. To address these limitations, Gassoumi et al. further proposed a low-power MAC design using the USE clocking scheme, though the design remained bulky and incurred high latency [77]. Efforts to reduce these constraints include Safoev and Jeon's compact 2×2 VM with a delay of 2.25 clock cycles [71], and Bahar et al.'s n-bit serial-parallel co-planar VM using a modified XOR gate, which showed notable reductions in area and cell usage along with detailed energy analysis [161]. Other contributions include squarer circuits by Khan et al. [70], achieving impressive gains in density and power, and recent works like Ahmadpour's reversible logic-based multiplier for IoT [84] and Daggula's 4-bit VM boasting 90% power efficiency over CMOS [83]. Despite these efforts, the field still lacks comprehensive performance analyses. Addressing this gap, this chapter begins with the physical verification and detailed fault analysis of the proposed half adder design, which is then integrated into a novel 2-bit VM implementation. The complete design is evaluated using QCADesigner-E and QCAPro; thus establishing a strong foundation for scalable, high-performance Vedic multiplication in QCA technology.

5.2 Physical verification of half adder operation using Kink energy

In this section, the half adder design presented in Figure 4.2(a) [140] serves as the foundation for implementing the 2-bit Vedic multiplier. The ongoing efforts involve conducting the physical verification and fault analysis to thoroughly explore the integration and performance of HA design in this context. When designing QCA circuits, it's crucial to understand that the polarization state of a cell isn't solely influenced by the input signal; rather, it intricately depends on the collective dynamics of its neighboring cells [162]. This principle tends to be overlooked in design processes, giving rise to sneaky noise paths. These unintended interactions between adjacent cells can lead to unwanted information flow within the QCA framework [162, 163]. While these spurious noise channels may seem negligible in smaller QCA designs, their impact grows exponentially as the design scales in size and complexity, resulting in functional failures. This phenomenon is related to the concept of kink energy, which represents the potential energy between electrons in QCA cells. The cumulative energy of a cell is derived from the kink energies of its neighboring cells, with the strength of each interaction diminishing as the distance increases. In accordance with this, the noise channels persist as long as multiple quantum cells coexist within each other's radius of influence. These paths can disrupt the intended operation of logically sound QCA building blocks, posing a challenge to the hierarchical composition of larger QCA designs.

To substantiate the physical validity of the proposed QCA-based HA design, our assumptions include uniform quantum cell dimensions ($18 \times 18 \text{ nm}$) and a 2 nm proximity between adjacent cells. Graphically, QCA cells are depicted as squares, with electron positions denoted by circles within each cell [164]. To ensure stability, the arrangement of electrons within each cell is meticulously optimized to minimize their potential energy. The energy (U) among two charges a and b is calculated in *Joules* using Eq.5.1

$$U_{ab} = \frac{1}{4\pi\pi_0\epsilon_r} \frac{q_a q_b}{|r_a - r_b|} \quad (5.1)$$

where ϵ_r is the relative permittivity, q_a and q_b are the charges of a and b cells separated by a distance of $|r_a - r_b|$. By replacing all standard values, U_{ab} can be written as

shown in Eq.5.2

$$U_{ab} = \frac{9 \times 10^9 \times (1.6)^2 \times 10^{-38}}{r_{ab}} = \frac{23.04 \times 10^{-29}}{r_{ab}} \quad (5.2)$$

The total potential energy (U_T) is determined by summing the potential energies calculated using Eq. 5.3 [162]:

$$U_T = \sum_{x=1}^n U_{ab} \quad (5.3)$$

The key principle of this approach is to determine the state with the minimum potential energy [163]. Since the HA has two inputs, it would have four different input combinations, resulting in a large number of calculations. To simplify the analysis, only the gate accuracy for the input mode (P, Q) = (1, 1) is considered in Fig. 5.1.

The kink energy between electrons in the output cells X(x_1 and x_2) and CY(y_1 ,




Figure 5.1: The cellular network lattice of the proposed half adder

Table 5.1: Computation of kink energy among all electrons of Figure 5.1(a)

For electron x_1	For electron x_2
$U_{x_1} = \sum_{i=1}^{42} U_{ix_1} = 9.86 \times 10^{-20} J$	$U_{x_2} = \sum_{i=1}^{42} U_{ix_2} = 10.75 \times 10^{-20} J$
$U_{x_1 x_2} = U_{x_1} + U_{x_2} = (9.86 + 10.75) \times 10^{-20} = 20.61 \times 10^{-20} J$	
For electron y_1	For electron y_2
$U_{y_1} = \sum_{i=1}^{42} U_{iy_1} = 14.74 \times 10^{-20} J$	$U_{y_2} = \sum_{i=1}^{42} U_{iy_2} = 30.15 \times 10^{-20} J$
$U_{y_1 y_2} = U_{y_1} + U_{y_2} = (14.74 + 30.15) \times 10^{-20} = 44.89 \times 10^{-20} J$	

y_2) with all other electrons is calculated and presented in Tables 5.1 and 5.2. These Tables analyze different scenarios based on the assumed values for the output sum and carry signals. However, Table 5.1 examines the situation where the output sum and carry are assumed to be zero. Similarly, Table 5.2 analyzes the scenarios with the

Table 5.2: Computation of kink energy among all electrons of Figure 5.1(b)

For electron x_1	For electron x_2
$U_{x_1} = \sum_{i=1}^{42} U_{ix_1} = 13.66 \times 10^{-20} J$	$U_{x_2} = \sum_{i=1}^{42} U_{ix_2} = 9.76 \times 10^{-20} J$
$U_{x_1x_2} = U_{x_1} + U_{x_2} = (13.66 + 9.76) \times 10^{-20} = 23.42 \times 10^{-20} J$	
For electron y_1	For electron y_2
$U_{y_1} = \sum_{i=1}^{42} U_{iy_1} = 26.25 \times 10^{-20} J$	$U_{y_2} = \sum_{i=1}^{42} U_{iy_2} = 15.14 \times 10^{-20} J$
$U_{y_1y_2} = U_{y_1} + U_{y_2} = (26.25 + 15.14) \times 10^{-20} = 41.4 \times 10^{-20} J$	

output sum and carry assumed to be one, respectively. The kink energy values in the corresponding tables can be compared to determine the correct values for the outputs X and CY, as a stable state has less energy. For the output CY, analyzing the values reveals that one is the correct value. Similarly, for the output X, the correct value is zero.

5.3 Reliability Assessment and Defect Analyses of the Proposed Half Adder

- *Resilience to Single-Cell Omission Defect:*

The suggested HA circuit is examined for its resilience against the omission of single-cell defect (SCOD) with the exception of the input, output, and fixed cells. To uniquely distinguish each cell within the circuit, a grid-based place-




Figure 5.2: Layout of the fault-tolerant half adder design

ment approach is utilized, as illustrated in Figure 5.2. The columns and rows of the matrix are labeled with natural numbers (1, 2, 3, etc.) and alphabet letters respectively. Table 5.3 shows that the X output demonstrates a fault tolerance ability of 58.8%, with 10 out of 17 instances producing fault-free outputs. However, the CY output achieves a fault tolerance ability of 70.58%, with only

Table 5.3: Assessment of SCOD on proposed HA

Cell	Sum	Carry	Cell	Sum	Carry
A2	✓	×	A3	✓	✓
A4	✓	✓	B2	✓	×
B5	×	✓	B7	×	✓
C2	✓	×	C3	✓	✓
C5	×	✓	C6	×	✓
C7	×	✓	C8	×	✓
D2	✓	×	D5	×	✓
E2	✓	×	E3	✓	✓
E4	✓	✓			

12 out of 17 instances generating correct outputs. These results demonstrate the resilience of the HA circuit with a substantial majority of cases producing accurate outputs.

- *Resilience to Double-Cell Omission Defect:*

Imperfect manufacturing processes can lead to the absence of multiple cells in a circuit. To assess the adder's resilience to this defect, the impact of double-cell omission (DCOD) is analysed on the circuit's sum and carry outputs. Table

Table 5.4: Assessment of DCOD on proposed HA

Cells	Sum	Carry	Cells	Sum	Carry
A2,A3	✓	×	A3,A4	✓	×
A2,B2	✓	×	B2,C2	✓	×
B5,C5	×	✓	B7,C7	×	✓
C2,D2	✓	×	C2,C3	✓	×
C5,C6	×	✓	C7,C8	×	✓
C5,D5	×	✓	D2,E2	✓	×
E2,E3	✓	×	E3,E4	✓	×

5.4 reveals that the X output exhibits a fault tolerance of 71.43%, while the CY output achieves a fault tolerance of 35.7%. These findings demonstrate the proposed adder's robustness against double-cell omission faults, with a significant majority of cases producing accurate outputs. Consequently, the proposed adder can be considered highly fault-tolerant in the presence of double-cell omission defect.

- *Resilience to Cell Displacement/Misalignment Defect:*

This defect occurs when the displacement or misalignment of a cell exceeds a critical threshold (d_p), affecting the circuit's functionality [165]. To ensure the robustness of HA circuit, the displacement of the device cells along four possible directions: North, South, East, and West is analyzed and presented in Table 5.5. Here, d_p represents the maximum permissible displacement of a cell that does not affect the circuit's behavior. If a displacement or misalignment in a given direction is not possible, it is denoted by a '-'. Notably, a permissible displacement of $\geq 500nm$ suggests that the corresponding cell displacement has a negligible impact on the circuit's behavior. The results indicate that the HA circuit has a good tolerance against these defects.

Table 5.5: Assessment of cell displacement/misalignment defect for proposed HA circuit

	Displacement (d_p)		Misalignment (d_p)	
Cell	North	South	East	West
A2	$\leq 3nm$	-	-	$\leq 5nm$
A3	$> 500nm$	$\leq 16nm$	-	-
A4	$> 500nm$	$\leq 16nm$	-	-
Q	$\leq 3nm$	-	$\leq 7nm$	-
B2	-	-	$\leq 4nm$	$\leq 4nm$
B5	-	-	$\leq 1.2nm$	$\leq 5nm$
B7	-	-	$\leq 1.5nm$	$\leq 1.5nm$
CY	$\leq 3nm$	$\leq 3nm$	-	-
C3	$> 500nm$	$> 500nm$	-	-
C6	$< 1nm$	$< 1nm$	-	-
C7	-	$< 1nm$	-	-
C8	$\leq 1nm$	$\leq 7nm$	$< 10nm$	-
D2	-	-	$\leq 4nm$	$\leq 4nm$
D5	-	-	$\leq 1.2nm$	$\leq 5nm$
X	$\leq 10nm$	-	-	$\leq 10nm$
E2	-	$\leq 3nm$	-	$\leq 5nm$
E3	$> 500nm$	$\leq 16nm$	-	-
E4	$> 500nm$	$\leq 16nm$	-	-
P	-	$\leq 3nm$	$\leq 7nm$	-

- *Resilience to Extra Cell Deposition Defect:*

The strength of the Coloumbic interaction between cells diminishes rapidly with increase in the distance. The radius of effect (RoE) is defined as the circular

area surrounding a cell's center within which it exerts influence on its neighbors. Therefore, cells placed in close proximity can affect each other's polarization




Figure 5.3: HA design with additional cell deposition

state. During the deposition process, extra cells may be introduced alongside those required for the circuit's proper operation. If these extra cells are positioned too close, they can degrade the circuit's performance. To assess the

Table 5.6: Assessment of ECDD on proposed HA

Cells	Sum	Carry	Cells	Sum	Carry
E1	✓	✓	E16	✓	✓
E2	✓	✓	E17	✓	✓
E3	✓	✓	E18	✓	✓
E4	✓	✓	E19	✓	✓
E5	✓	✓	E20	×	✓
E6	✓	✓	E21	×	✓
E7	✓	✓	E22	✓	✓
E8	✓	✓	E23	✓	✓
E9	✓	✓	E24	✓	✓
E10	✓	✓	E25	✓	✓
E11	✓	✓	E26	✓	✓
E12	×	✓	E27	✓	✓
E13	×	✓	E28	✓	✓
E14	✓	✓	E29	✓	✓
E15	×	✓			

proposed half-adder's resilience against such defects, additional cells labeled as E1-E29 are placed around the HA circuit, as displayed in Figure 5.3. The impact of each extra cell is individually analyzed (ECDD), and the observed outputs are summarized in Table 5.6. The sum output produced correct results for an impressive 24 of 29 possible scenarios, demonstrating an exceptional 82.75%

resilience against the deposition of the extra cells. Remarkably, carry exhibits unwavering fault tolerance, achieving 100% accuracy in all cases.

Table 5.7: Fault resilience assessment of QCA based Half Adder circuits

HA Designs	SCOD		DCOD		ECDD	
	Sum	Carry	Sum	Carry	Sum	Carry
[100]	57.14 %	28.57 %	66.66 %	33.33 %	68.18 %	63.63 %
[108]	23.53 %	76.47 %	25 %	75 %	76.47 %	88.24 %
Proposed	58.8%	70.6%	71.43%	35.7%	82.75%	100%

Further, Table 5.7 offers an extensive comparison of fault tolerance ratios among different HA circuits, including those designed by Majeed et al. [100] and Safoev et al. [108], which were examined for cell omission and cell addition defects. The table highlights the superior fault tolerance percentage of the proposed HA design compared to recent designs across all fault types for both outputs, as outlined below:

- For the sum output, it is evident that the proposed approach exhibits superior performance across all fault types compared to both references. Particularly, for SCOD, the proposed HA demonstrates a modest improvement of approximately 2.93% compared to [100], while achieving a remarkable 203.61% improvement compared to [108]. Similarly, for DCOD and ECDD, the proposed method showcases substantial enhancements of approximately 24.15% and 21.31%, respectively, compared to [100], and approximately 185.72% and 30.95%, respectively, compared to [108].
- Regarding the carry output, while the proposed method excels in improving carry output for SCOD compared to [100] (with a remarkable improvement of approximately 147.17%), it slightly lags behind [108], showing a decrease of approximately 53.26%. This lag can be attributed to the design of the underlying architecture of HA. However, for DCOD and ECDD, the suggested method outperforms both references significantly, achieving improvements of approximately 200% and 57.89%, respectively, compared to [100], and approximately 33.33% and 13.40%, respectively, compared to [108].

This comparison further underscores the robustness and potential efficacy of the proposed HA design in larger circuits.

5.4 Design and Implementation of the VM

The QCA based VM design strategically utilizes co-planar wire-crossing for effective wire intersection, as illustrated in Figure 5.4. The proposed structure utilizes four




Figure 5.4: The proposed 2-Bit VM

MGs and two half-adder circuits to implement the low-complexity 2-bit VM circuit. The number of cells in each clock zone are strategically used in order to ensure proper data propagation and transmission consistency. In particular, this design covers an area of $0.17 \mu m^2$ utilizing only 179 QCA cells. The 4-bit VM can be constructed using




Figure 5.5: The proposed 4-Bit VM

four modules of the proposed 2-bit VM, three ripple carry adders, and one OR gate, as illustrated in Figure 5.5(a). The corresponding QCA implementation, shown in Figure 5.5(b), achieves an efficient design with a minimum of 1762 cells, occupying an area of $1.76 \mu m^2$ and operating with a latency of 4.25 clock cycles (17 clock zones). Figure 5.6




Figure 5.6: Simulated outputs of proposed 2-bit VM

illustrates the simulation waveform of the 2-bit VM, performed using QCADesigner-E (v2.2) with the coherence vector (energy-based) simulation engine under default parameters. The input waveforms of operands P (P_1P_0) and Q (Q_1Q_0), along with the resulting output waveforms of the product Z (Z_3, Z_2, Z_1, Z_0), are clearly depicted.

5.5 Holistic Examination and Comparative Assessment of the Proposed Circuit

Circuit Complexity Analysis: In the realm of QCA design, circuit complexity is typically assessed by evaluating the total number of majority gates, inverters, and crossovers employed [69]. Among these metrics, the number of MGs holds particular significance, as it directly influences the circuit's irreversible power dissipation.

Additionally, the number of crossovers in the design serves as an indicator of fabrication difficulty, with multi-layer crossovers incurring a higher cost than co-planar crossovers. Therefore, minimizing these metrics becomes crucial to optimizing circuit performance.

In this regard, the proposed 2-bit VM design is a single-layer architecture, exclusively employing co-planar crossovers with a complexity of only 14, thereby minimizing both fabrication complexity and power dissipation.

Area Analysis: The overall area of a circuit is a prime consideration in assessing the efficiency and performance of the circuit. A smaller circuit area generally means lower power consumption and faster signal propagation.

Cell Area: This metric is computed by multiplying the cell count of the circuit by the default area of a cell ($18 \times 18 \text{ nm}^2$). In this context, the design efficiency of the presented VM circuit is established by cell area of $0.05 \mu\text{m}^2$.

Total Area: In assessing the architecture, the overall rectangular region required for the implementation of the design is the total area of the circuit. An effective design minimizes the total area. The proposed VM circuit achieves a compact area of $0.176 \mu\text{m}^2$.

Area Utilization Factor: The area utilization factor of a circuit is a measure of the efficiency with which available space is utilized. It is calculated as the ratio of cell area to total area, multiplied by 100. The proposed VM design demonstrates a commendable area utilization of 29.41%, indicating a favorable design approach, as a higher percentage is generally desirable.

Energy Calculation: Among various performance metrics, energy dissipation plays a crucial role in determining the overall efficiency of an electronic circuit. In the context of QCA circuits, two prominent methodologies are commonly employed to estimate power consumption. These methods involve using two well-established power estimation tools: QCAPro [90] and the QCADesigner-E tool [89] known for their effectiveness in estimating power consumption.

According to the upper bound energy dissipation model [166], the cumulative power dissipation within the circuit [167, 168] can be expressed as follows:

$$P_t = \frac{dE}{dt} = \frac{\hbar}{2} \left[\frac{d\vec{\Gamma}}{dt} \cdot \vec{\lambda} \right] + \frac{\hbar}{2} \left[\vec{\Gamma} \cdot \frac{d\vec{\lambda}}{dt} \right] = P_1 + P_2 \quad (5.4)$$

In this context, $\hbar$ is the reduced Planck constant, $\vec{\lambda}$ signifies the coherence vector and $\vec{\Gamma}$ denotes the three-dimensional energy vectors that characterize the state of the QCA cell. P_1 represents the flow of power in and out of the clock as well as the intercell power flow, whereas P_2 denotes the dissipated power.




Figure 5.7: Thermal distribution for $E_k = 0.5$ of a 2-bit VM at $T = 2K$

The non-adiabatic upper bound power dissipation model presented in [166], derived from the quasi-adiabatic model by Timler et al. [168], is integrated into the QCAPro software. This model is utilized in our analysis to calculate the leakage, switching, and total energy dissipation of the proposed circuits at $T = 2K$ for different tunneling energies.

Table 5.8: Comparative Leakage Energy Dissipation using QCAPro

Circuits	$0.5E_k$		$1.0E_k$		$1.5E_k$	
	eV	% per eV	eV	% per eV	eV	% per eV
HA Designs						
[100]	0.0077	30.34	0.0206	24.83	0.0350	25.34
[108]	0.0080	33.37	0.0226	31.51	0.0391	33.3
Proposed	0.0054	-	0.0155	-	0.0261	-
VM Designs						
[71]	0.0689	15.67	0.2008	37.65	0.3515	41.96
Proposed	0.0581	-	0.1251	-	0.204	-

Figure 5.7 illustrates the thermal layout depicting the average energy dissipated in each cell of a 2-bit VM. The darker spots indicate cells that, on average, dissipate

Table 5.9: Comparative Switching Energy Dissipation using QCAPro

Circuits	$0.5E_k$		$1.0E_k$		$1.5E_k$	
	eV	% per eV	eV	% per eV	eV	% per eV
HA Designs						
[100]	0.0214	1.68	0.0194	0.78	0.0167	2.82
[108]	0.0213	1.22	0.0193	0.62	0.0166	2.64
Proposed	0.0210	-	0.0192	-	0.0162	-
VM Designs						
[71]	0.1551	3.99	0.1332	5.33	0.1125	6.93
Proposed	0.149	-	0.1261	-	0.104	-

a larger amount of energy. The layout was obtained through simulations covering all possible input switching combinations for $E_k = 0.5$. The energy dissipation per cell scaled in units of 10^{-3} eV.

Table 5.10: Comparative Total Energy Dissipation using QCAPro

Circuits	$0.5E_k$		$1.0E_k$		$1.5E_k$	
	eV	% per eV	eV	% per eV	eV	% per eV
HA Designs						
[100]	0.0291	9.26	0.0400	13.18	0.0516	18.07
[108]	0.0293	10.03	0.0420	17.28	0.0558	24.15
Proposed	0.0264	-	0.0347	-	0.0423	-
VM Designs						
[71]	0.2241	7.54	0.334	24.79	0.464	33.47
Proposed	0.2071	-	0.2512	-	0.3086	-

Tables 5.8, 5.9, 5.10 provides the comparative average, switching, and leakage analyses of energy dissipation for the suggested designs with the recent reported designs, under the assumption that all QCA cells exhibit uniform power consumption. In these computations, three distinct tunneling energy values: $0.5 E_k$, $1.0 E_k$, and $1.5 E_k$ are utilized, while maintaining the standard QCA operational temperature at $2K$ for analysis. The percentage per eV unit (denoted as % per eV) in the table represents the corresponding decrease in energy dissipation of the suggested circuits when compared to the reference designs. The consistent improvement of the proposed designs across varying tunneling energy levels further reinforces the potential of the circuits in achieving efficient and sustainable computational processes.

The evaluation of the proposed design metrics is also done by using the QCADesigner-E (QDE) tool [169]. The percentage per eV unit (denoted as % per eV) in the table

Table 5.11: Comparative energy dissipation analysis using QCADesigner-E

Circuits	Avg_Ebath (AED)	% per eV	Sum_Ebath (TED)	% per eV
HA designs				
[100]	1.03e-003 eV (Error: -1.04e-004 eV)	14.56	1.14e-002 eV (Error:-1.15e-003 eV)	14.56
[108]	1.64 e-003 eV (Error: -1.77 e-004 eV)	46.3	1.80e-002 eV (Error:-1.95 e-003 eV)	46.3
Proposed	0.88 e-003 eV (Error: -0.85 e-004 eV)	-	9.77e-003 (Error: -9.43e-003 eV)	-
2-bit VM designs				
[71]	6.20e-003 eV (Error:-5.47e-004 eV)	11.77	6.83e-002 eV (Error:-6.02e-002 eV)	11.77
[83]	6.28e-003 eV (Error: -)	12.89	6.90e-002 eV (Error: -)	12.75
Proposed	5.47e-003 eV (Error: -4.68e-004 eV)	-	6.02e-002 eV (Error: -5.15e-003 eV)	-

represents the reduction in energy dissipation of the suggested circuits when compared to the reference design. Notably, both the proposed HA and VM designs exhibit significant reductions in total energy dissipation.

Assessment of Temperature on Average Output Polarization: A comprehensive investigation is conducted using the QDE tool to further assess the impact of temperature on the AOP [141] of the 2-bit VM. The output polarization is measured




Figure 5.8: Variation in average output polarization (AOP) of 2-bit VM with temperature

at varying temperatures employing the Euler method of CV simulation engine. The results are visually depicted in Figure 5.8 and the following observations are drawn:

- The AOP of the circuits remains relatively stable until 6K. Beyond this point,

the output polarization gradually declines. Hence, as the temperature increases, the AOP decreases. This indicates that the computational fidelity of the circuit decreases with increasing temperature.

- The VM circuit exhibits stable and reliable computation over the low temperature range. This suggests that the circuits is robust to thermal fluctuations.

5.6 Comparative Analysis and Discussion

A comprehensive comparison of different QCA-based multiplier designs, including array [170, 171, 172], matrix[173], Baugh-Wooley [174], Booth [175] and proposed Vedic multiplier is presented. Table 5.12 provides a succinct summary of the performance metrics evaluated across these diverse multiplier architectures reinforcing the efficacy of the proposed VM in digital applications.

Table 5.12: Comparison of different 2-bit QCA multiplier architectures

Multipliers	CC	Latency	Area	Layer
Array [170]	493	5	0.72	Coplanar
Array [171]	1598	7	1.76	Coplanar
Array [172]	439	1.75	0.49	Coplanar
Matrix [173]	7102	20	15.69	Multilayer
Baugh-Wooley [174]	688	3	0.91	Multilayer
Booth [175]	1257	7	-	Coplanar
Serial [176]	306	8	0.48	Coplanar
Proposed VM	179	1.75	0.17	Coplanar

The comparative analysis in Table 5.13 highlights the significant advancements of the suggested design against previous approaches, including the most-recent VM by Daggula and Bevara [83], demonstrating careful consideration of trade-offs between speed, area, and complexity in QCA implementation.

Our design achieves a latency of 1.75 clock cycles, outperforming the recent design [83] (3.25 clocks) and matching the best performance of Khan et al. [70] and Premananda et al. [160], while maintaining a reduced cell count of 179 in a single layer. While multi-layer designs like Huang et al. [73] achieve lower cell counts, our single-layer approach offers a more cost-effective fabrication process [69]. This approach optimizes speed without excessive area consumption or fabrication complexity, as evidenced by the total area of $0.17 \mu m^2$, which is considerably smaller than the 0.53

μm^2 reported in [83]. The design's complexity (14) is moderate and matches that of Safoev et al. [71], while being lower than the complexity of 17 in [83]. Notably, our implementation achieve significant improvements in $Cost_{AD}$, FoM, and $Cost_{ED}$ over all compared designs, indicating superior performance-to-resource ratios. These metrics demonstrate that our design effectively navigates the trade-offs inherent in QCA implementation, resulting in a cost and area-efficient multiplier. Additionally, Figure 5.9 shows the percentage improvement made by the suggested VM design in contrast to the recent single layer architectures in various design metrics. Furthermore,

Table 5.13: Comparative Study of Novel 2-Bit VM Design Against Previous Approaches

Parameters	2-bit VM Designs							
	[73]	[160]	[76]	[77]	[71]	[70]	[83]	Proposed
Layer	Multi	Multi	Single	Single	Single	Single	Single	Single
Cell Count	115	291	1683	726	194	135	266	179
Latency	1	1.75	15	8.25	2.25	1.75	3.25	1.75
Cell Area	0.037	0.0942	0.5452	0.2352	0.062	0.043	0.086	0.05
Total Area	0.13	0.4	8.42	2.66	0.17	0.2	0.53	0.17
No. of MGs	8	10	10	13	7	4	10	8
No. of INVs	0	2	3	9	0	0	3	2
No. of CVs	15	9	3	7	7	2	4	4
Complexity	23	21	16	29	14	6	17	14
$Cost_{AD}$	0.13	1.225	1894.5	181.046	0.8606	0.6125	5.59	0.52
FoM	289	560.43	25200	15450	496	61.25	1256.94	251.1
$Cost_{ED}$	-	0.255	12.42	11.19	0.059	0.0137	0.729	0.0111
Area Utilisation Factor	28.46%	23.55%	6.48%	8.84%	36.47%	21.50%	16.23%	29.41%




Figure 5.9: Proposed VM vs. Previous Works: Percentage Improvement in Design Metrics

Table 5.14 provides a comparative analysis of 4-bit VM designs against recent state-of-the-art implementations. The results indicate that the proposed design achieves

reductions of 40.07% in cell count, 76.12% in area, 77.63% in latency, and 98.81% in area-to-delay cost compared to the most recent design by [83]. In addition to these

Table 5.14: Comparative study of 4-bit VM against recent approaches

Circuit	Cell	Area	Latency	Cost_{AD}	Crossover
[177]	1955	2.55	4.25	46.05938	Multilayer
[77]	15673	74.68	66	325306.1	Coplanar
[71]	1726	1.74	5.25	47.96	Multilayer
[83]	2940	7.33	19	2646.13	Coplanar
Proposed	1762	1.76	4.25	31.61	Multilayer

quantitative evaluations, it is important to consider practical challenges that arise when scaling QCA circuits. The traditional cost models ($Cost_{AD}$, FoM, and $Cost_{ED}$) as introduced by Liu et al. [69] and used for evaluating the proposed circuits, may not fully account for interconnect complexity, signal degradation, or long-term maintenance costs, particularly in larger circuits [178]. As designs scale, increased wire lengths and interference can reduce signal integrity, requiring repeaters or buffering mechanisms. Likewise, optimized partitioning, placement, and advanced routing become essential to minimize interconnect overhead. Additionally, maintenance costs such as those related to testing and fault diagnosis can be reduced through the implementation of fault-tolerant design architectures. While traditional models offer valuable insights, they could be extended to reflect real-world constraints, including material expenses and design tool limitations. We recognize the importance of these practical considerations and intend to explore them as part of our future research.

5.7 Summary

The realm of nanotechnology has witnessed remarkable advancements in nano-electronics circuits, and QCA technology has emerged as a promising alternative to traditional transistor-based technology. QCA offers significant advantages in terms of lower power consumption and higher speed, making it an attractive choice for future circuit design. In this chapter, an optimized QCA-based half-adder circuit is used for the subsequent creation of a cell-interaction-based co-planar 2-bit Vedic multiplier within the QCA framework, resulting in substantial improvements in circuit metrics such as cell area, quantum cost, and latency. The half adder is further assessed for cell omission and cell deposition defects. It is observed that the sum and carry outputs

show remarkable improvements against single- and double-cell omission and extra cell deposition defect. This comparison underscores the potential efficacy of the HA design in VM circuit. Comprehensive simulations and in-depth performance analysis for various design metrics is performed using the QCADesigner-E v2.2 and QCAPro tool for the suggested circuits. Notably, the proposed design achieves improvements of 22.22% and 81.35% in latency and cost, respectively, with a reduced number of crossovers as compared to the recent single-layer design. Further, the impact of temperature on the average output polarization is presented for the 2-bit VM design. In general, the proposed two-bit Vedic multiplier based on cell interaction demonstrates the potential of QCA technology for efficient and high-performance circuit design. Future research can explore integrating this high-performance, low-power multiplier unit into arithmetic and logic units (ALUs) and multiply-accumulate (MAC) units for signal and image processing systems in mobile devices, where energy efficiency and real-time processing are crucial.

Chapter 6

To develop a novel hybrid reversible Vedic multiplier in Quantum Cellular Automata technology

6.1 Introduction

QCA or Quantum-Dot Cellular Automata represents cutting-edge nano computational technology. The quantum dot structures are used for designing digital and computational circuits at the nanometer scale due to their potential of dense circuits, low power dissipation, and remarkably rapid switching speeds in the TeraHertz (THz) range. At its core, QCA nanotechnology is rooted in bi-stable cellular automata, an idea conceptualized first by C.S. Lent et al. in 1993 [179]. The development of modern nano-circuit design necessitates advancements in nanoelectronic devices as optimizing power consumption and processing speed becomes crucial. Irreversible circuits, which have distinct inputs and outputs, generate heat and waste energy due to their inherent irreversibility. Landauer's work revealed that every irreversible computing operation dissipates $K_b T \ln 2$ J of heat energy per bit [180], where K_b is the Boltzmann constant and T is temperature in *Kelvin*. This result of this research, quantified heat loss at 0.017 eV per bit, marked a major development in understanding the thermal implications of irreversible computation. Further, research by Bennett [181] also affirmed that implementing reversible gates in quantum circuits could help achieve zero or minimal dissipation. Reversible circuits operate with equal input and output wires, ensuring a unique mapping between them, which in turn minimizes thermal energy loss. [182]. In reversible computation, a bijective function exhibits two properties viz injective (i.e. one-to-one) and surjective (i.e. onto). The Figure 6.1 displays that each input wire to the function f corresponds uniquely to an output and vice versa. This distinct or unique I/O connection is essential since it ensures that the original input may be recreated from the output. Crucially, reversible logic does not allow feedback and restricts signal fan-out to a single output. [181]. This bijective approach dynamically computes minterms sequentially from a given set of logic equations describing the reversible circuit [182]. Using reversible logic in circuit design is a promising




Figure 6.1: Bijective Function Mapping of function f

approach for energy-efficient computing such as in quantum computing, nano-tech based systems, and low-power embedded devices. Unlike classical logic gates, which are irreversible, reversible logic gate (RLG) exhibits bijective properties, representing a fundamental shift from traditional design paradigms towards power-efficient designs. When designing optimized reversible circuits, it is essential to minimize key characteristics such as the logic gate count, the number of ancilla/constant inputs, garbage/unused outputs, and the quantum cost.

This work focuses on optimizing reversible logic design techniques within the QCA paradigm. In particular, this work focuses on optimizing and implementing the well-known 3×3 reversible Peres (RLG-Peres) gate and extending the exploration to the 5×5 BVPPG reversible (R-BVPPG) gate originally proposed by Bhagyalakshmi et al. [183]. Although the BVPPG gate has been analytically discussed in earlier literature, its QCA-based realization and corresponding performance evaluation remain largely unexplored. This chapter addresses that gap by presenting co-planar QCA implementations of the RLG-Peres gate and R-BVPPG gate. Following this, an in-depth evaluation of the energy behavior and implementation cost of these implementations is conducted using the QCADesigner-E environment. The proposed gates are then utilized to construct an optimized 2-bit reversible Vedic multiplier (RVM), for which a detailed cost and energy assessment is carried out to demonstrate its advantages over the contemporary approaches. The notable contributions outlined in this work include:

- Innovative single-layer QCA implementations of the 3×3 RLG-Peres gate and the 5×5 R-BVPPG gate are presented using zero crossovers and minimal clock-cycle delay.

- The suggested RLG gates are used for a novel QCA implementation of 2-bit Vedic multiplier module (RVM), followed by a general block diagram NxN RVM highlighting the scalability of this atomic 2-bit module.
- A detailed structural and performance evaluation is carried out for the proposed RLG gates and the RVM architecture. Comparative analysis with recent state-of-the-art designs, further, highlights the improvements achieved by our designs.
- In-depth energy dissipation analyses using two softwares: QCADesigner-E and QCAPro are conducted for the proposed RLG gates and RVM architecture, demonstrating the energy efficient nature of the suggested designs.

6.2 Reversible Design Primitives

This section outlines the key evaluation criteria that impact the cost and efficiency of any reversible logic design.

- *Gate Count (NG)*: The number of reversible gates used to realize the function.
- *Ancillary Inputs (CI)*: These inputs are constants like 0 or 1 and are usually added in the RLG gate to provide additional control signals. These CIs often increase the cost [181] but are required for maintaining the reversibility.
- *Garbage Output (GO)*: Some outputs of the reversible gates are present to preserve the bijectivity of the circuit, however they are left unused in further operations. These outputs can be discarded easily and hence, are known as garbage outputs [184]. In order to reduce the circuit overhead, GOs should be reduced. The following simple formula shows the relation between the number of GO and CI:

$$Input + Constant Input = Output + Garbage Output \quad (6.1)$$

- *Quantum Cost (QC)*: This is defined as the cost of the entire circuit with respect to the cost of the primitive gates used in the architecture. It is a known fact that the QC of any 1×1 and 2×2 gate is 0 and 1, respectively. So the cost of any circuit/gate can be derived by calculating the number of primitive gates present in the circuit.

- *Hardware Complexity (HC)*: The hardware complexity of a circuit depends on the logic operations such as addition, inversion or ex-or, used in the output logic of the gate. Specifically, α , β and γ demonstrates the number of 2-input XOR, AND and NOT gates in the circuit. Therefore, HC of any architecture can be calculated as:

$$HC = N(\alpha)\alpha + N(\beta)\beta + N(\gamma)\gamma \quad (6.2)$$

where, $N(.)$ is the total number of operators in the circuit.

- *Total Reversible Logic Implementation Cost (TRLIC)*: To synthesize a suitable reversible circuit, the designed circuit must have the lowest TRLIC. It can be represented as the summation of gates, garbage outputs, constant inputs, and the quantum cost.

$$TRLIC = \sum (NG, QC, CI, GO) \quad (6.3)$$

6.3 Related Works

Considerable research has delved into Vedic multiplier (VM) designs across irreversible and reversible logic domains. In reversible logic, diverse methodologies have been explored. Ariaifar et al. [185] introduced two 4-bit VM designs. The first design employed three ripple-carry adders (RCA) for the necessary 4-bit additions, while the second design utilized 2-bit parity-preserved VM with parity-preserved adders for 4-bit multiplication. However, this design exhibited a high quantum cost of 162. Another design by Rashno et al. [186] aimed at a low-power 4×4 reversible VM. Four different optimized 2×2 multiplier designs were initially put forth. Subsequently, a 4×4 multiplier was devised using these four 2×2 modules as the building blocks. However, the reduction in quantum cost was marginal, only decreasing from 162 in the literature design to 160. Further, the authors also presented a general formula for extending the multiplier to an $N \times N$ configuration. Awade et al. [187] conducted a comparative study on three 8×8 reversible multiplier designs, each utilizing different adders, to assess the impact of adder type on the multiplier circuit. Their study revealed that while the multiplier designed with RCAs occupied the highest area, it yielded the minimum number of reversible gates and the lowest garbage outputs. On the other hand, the multiplier employing carry select adders minimized area and

power dissipation, albeit at the expense of utilizing a higher number of reversible gates and garbage outputs. Further, Swathi et al. [188] presented the implementation of six distinct reversible VM architectures using Xilinx 14.7 ISE using Verilog HDL on Spartan 6 FPGA and compared them in terms of cost metrics like GC, CI, GO, and quantum cost along with factors like the power consumption and area. Pour Ali Akbar et al. [189] proposed four parity-preserving reversible multiplier circuits, two of which handled 4×4 unsigned numbers and extended to $N \times N$, while the remaining two circuits accommodated signed numbers with dimensions of 5×5 and extended to $N \times N$. Despite optimizing CI, GO, and QC, these designs did not integrate signed and unsigned multipliers into a single circuit. A low quantum cost 4×4 TKG reversible gate and a 4-bit reversible multiplier were introduced by Rather et al. [190]. Utilizing TKG for partial product generation and bit duplication reduces circuit delay without needing a fan-out generation circuit. Extensive comparisons with existing literature demonstrate the efficiency of the modeled designs, showing significant improvements in both quantum cost reduction and delay.

However, despite significant advancements, current literature lacks exploration and QCA implementations of the R-BVPPG gate and reversible Vedic multiplier modules. Moreover, a detailed energy analysis of such implementations is conspicuously absent in existing research. Energy efficiency analysis is crucial in nano-scale circuits and systems, specifically in the context of QCA. This research addresses these gaps by presenting novel implementations of reversible gates, specifically the RLG-Peres, R-BVPPG gate which are further used for designing reversible Vedic multiplier within the QCA framework. Extensive energy analysis and comparisons are also conducted to demonstrate the efficiency and advantages of the proposed designs.

6.4 QCA-based Designs of Reversible Logic Gates

The following section presents innovative architectures devised for implementing the Vedic multiplier circuits in the RLG-QCA architecture. The simulation and verification of the truth tables of the suggested reversible gates is done using the coherence vector simulation engine in the QCADesigner-E v2.2 software [89] initiated with 500000 samples and the cell size of $18 \times 18 \text{ nm}$. The default settings for this engine are as follows: a layer separation of 11.5 nm , a relative permittivity of 12.9, an effect radius of 80 nm , and a clock amplitude factor of 2. The total simulation time is set to

7.000000e-011 *seconds*, with a relaxation time of 1.000000e-015 *sec*. The clock high and clock low energies are 9.800000e-022 *J* and 3.800000e-023 *J*, respectively.

6.4.1 RLG-Peres Gate

A well-known tripartite reversible gate is the Peres gate (RLG-Peres). Functionally, it is equivalent to a Toffoli Gate followed by a Feynman/CNOT gate. The input bits, $I_V = (P, Q, R)$ and output bits, $O_V = (W = P, X = P \oplus Q, Y = PQ \oplus R)$ for RLG-Peres gate define the gate, with a quantum cost of 4. However, the hardware complexity is defined as :

$$HC_{RLG-Peres} = 2\alpha + 1\beta + 0\gamma \quad (6.4)$$

The block diagram and equivalent representation for the RLG-Peres are shown in Figure 6.2. The corresponding truth table illustrating the Peres gate's functionality





Figure 6.2: Block diagram of RLG-Peres gate

is presented in Table 6.1. The proposed RLG-Peres gate implementation, as shown


Table 6.1: Truth table of 3×3 RLG-Peres gate

Inputs			Outputs		
P	Q	R	W	X	Y
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

in the Figure 6.3(a), strategically utilizes 33 QCA normal cells to avoid closed input/output loops with a minimal delay of 0.5 clock cycles. The verified results of the simulation of the RLG-Peres gate can be observed in Figure 6.3(b).



(a) QCA implementation



(b) Simulation waveform

Figure 6.3: Proposed RLG-Peres gate

6.4.2 R-BVPPG Gate

The structure of the 5×5 RLG known as the BVPPG gate [183] is presented in Figure 6.4, while Table 6.2 presents its corresponding truth table. The gate uses an input vector $I_V = (P, Q, R, S, T)$ and produces an output vector $O_V = (V, W, X, Y, Z)$, with the outputs defined as $V = P$, $W = Q$, $X = PQ \oplus R$ and $Y = R$ and $Z = PS \oplus T$ [183]. The quantum cost of the R-BVPPG gate is estimated as 7 and the hardware complexity can be calculated as:

$$HC_{BVPPG} = 2\alpha + 2\beta + 0\gamma \quad (6.5)$$

The key observations from the truth table are as follows:




Figure 6.4: Block diagram of R-BVPPG gate

- It can be noted from the table that every row has a unique output vector (VWXYZ), confirming its reversibility.
- Outputs V , W , and Y are direct copies of inputs P , Q , and S , respectively (i.e., $V = P$, $W = Q$, $Y = S$). This feature allows the gate to perform duplication of inputs without using external fan-out gates.
- The X output computes $PQ \oplus R$. If the input R is set to 0 (an AI), the output X becomes $PQ \oplus 0 = PQ$. The Z output computes $PS \oplus T$. If the input T is set to 0, the output Z becomes $PS \oplus 0 = PS$. This ability to generate two partial products (PQ and PS) simultaneously while also passing through and duplicating two operand bits (Q and S), makes the BVPPG gate very efficient for multiplier circuits.

Subsequently, Figure 6.5 showcases the proposed QCA architecture of the R-BVPPG gate. The proposed R-BVPPG circuit is realized using 39 standard QCA cells,




Figure 6.5: QCA realisation of R-BVPPG gate

Table 6.2: Truth Table of 5×5 R-BVPPG gate

Inputs					Outputs				
P	Q	R	S	T	V	W	X	Y	Z
0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	0	0	1	0
0	0	0	1	1	0	0	0	1	1
0	0	1	0	0	0	0	1	0	0
0	0	1	0	1	0	0	1	0	1
0	0	1	1	0	0	0	1	1	0
0	0	1	1	1	0	0	1	1	1
0	1	0	0	0	0	1	0	0	0
0	1	0	0	1	0	1	0	0	1
0	1	0	1	0	0	1	0	1	0
0	1	0	1	1	0	1	0	1	1
0	1	1	0	0	0	1	1	0	0
0	1	1	0	1	0	1	1	0	1
0	1	1	1	0	0	1	1	1	0
0	1	1	1	1	0	1	1	1	1
1	0	0	0	0	1	0	0	0	0
1	0	0	0	1	1	0	0	0	1
1	0	0	1	0	1	0	0	1	1
1	0	0	1	1	1	0	0	1	0
1	0	1	0	0	1	0	1	0	0
1	0	1	0	1	1	0	1	0	1
1	0	1	1	0	1	0	1	1	1
1	0	1	1	1	1	0	1	1	0
1	1	0	0	0	1	1	1	0	0
1	1	0	0	1	1	1	1	0	1
1	1	0	1	0	1	1	1	1	1
1	1	0	1	1	1	1	1	1	0
1	1	1	0	0	1	1	0	0	0
1	1	1	0	1	1	1	0	0	1
1	1	1	1	0	1	1	0	1	1
1	1	1	1	1	1	1	0	1	0

occupying a compact area of $0.032 \mu m^2$ and a latency of 0.5 clock cycles. The design exhibits a fully coplanar and symmetric layout, composed of two identical EXOR sub-modules. Because of its structural symmetry, the design achieves balanced signal propagation and avoids wire crossovers, resulting in effective fabrication and a stable architecture. In addition, the circuit preserves flexible input output behavior, allowing




Figure 6.6: Verification of R-BVPPG gate in QCADesigner tool

seamless integration into larger reversible systems. The truth table verification of the circuit is performed using the coherence vector simulation engine of QCADesigner-E. Figure 6.6 illustrates the verified simulation results of the proposed R-BVPPG gate.

6.5 Design and QCA Realization of Reversible Vedic Multiplier

Vedic mathematics, rooted as an ancient computational framework, is known for its efficiency in scientific and engineering applications. It contains a total of 16 versatile sutras/techniques which can be used for different types of problems. These techniques are inherently simple which makes them useful for creating compact, low-power circuit designs [191]. The improvement in performance of Vedic multipliers is evident because they rely on fewer adders, improving computational speed as compared to other designs. Among these sutras, Urdhva Tiryakbhayam (UT) is especially significant for enabling general-purpose multiplication across multiple number systems.

6.5.1 Algorithmic basis of the Urdhva Tiryakbhayam sutra

The UT sutra employs a distinctive vertical and crosswise computation pattern. Its workflow consists of generating partial products first and then summing them to form the final result as illustrated in Algorithm 1. Unlike classical multiplication

techniques, the delay associated with the UT approach remains largely independent by the length of multiplication. This unique property ensures that adding more bits to the multiplicand or multiplier does not proportionally increase computation time.

Algorithm 1 2-bit Vedic Multiplication(P,Q)

```

1: Input Binary Operands:  $P, Q$  ▷  $P = P_1P_0, Q = Q_1Q_0$ 
2: 4-bit Product:  $M$  ▷  $M = M_3M_2M_1M_0$ 
3: Partial Products:  $m_1m_2m_3$ 
4: Carry:  $c$ 
5: procedure VM2( $P, Q$ )
6:   Generation of LSB: ▷ Vertical Multiplication
7:    $M_0 \leftarrow P_0 * Q_0$ ;
8:   Generation of  $M_1$ : ▷ Crosswise Multiplication;
   •  $T_{10} \leftarrow P_1 * Q_0$ ;
   •  $T_{01} \leftarrow P_0 * Q_1$ ;
   •  $M_1 \leftarrow T_{10} + T_{01}$ ; ▷ update carry to  $c$ 
9:   Generation of MSB: ▷ Vertical Multiplication
   •  $T_{11} \leftarrow P_1 * Q_1$ ;
   •  $M_2 \leftarrow T_{11} + c$ 
10:   $M_3 \leftarrow c$ 
11: end procedure

```

6.5.2 Mathematical Derivation

The RVM design is strategically structured to utilize the unique capabilities of the R-BVPPG gate, resulting in significant improvement in overall resource efficiency. It is effectively implemented using two R-BVPPG gates, one RLG-Peres gate, and one RLG-CNOT gate, necessitating merely five ancillary inputs, and generating total of five garbage outputs, demonstrating high logical efficiency. This strategic gate selection drastically reduces the resource overhead in the final circuit. Here, we consider two bit operands: P as P_1P_0 and Q as Q_1Q_0 . The UT sutra works for multiplication of these operands P and Q in vertical and crosswise way.

Vertical multiplication 1:

The vertical step involved here multiplies the two LSBs P_0Q_0 , thereby generating the




Figure 6.7: Block diagram of the proposed RVM module

LSB of the final product term M_0 . As, it can be seen in Figure 6.7, the BVPPG1 is invoked with five inputs $P_0, Q_0, 0, Q_1$, and 0 .

It's third output $X = P_0Q_0$ gives us T_{00} or M_0 as the UT LSB term of the final product.

Crosswise Product:

The next step involved in UT sutra is the crosswise multiplication of the LSBs with MSBs of the operands such as:

$$T_{01} = P_0Q_1 \quad T_{10} = P_1Q_0 \quad (6.6)$$

Figure 5.4 clearly illustrates that BVPPG1 generates T_{01} as P_0Q_1 while BVPPG2 generates T_{10} as P_1Q_0 . Thus, these two terms have been generated just as required by the UT sutra.

Reversible Half adder:

The UT sutra further requires processing the partial crosswise products generated above as:

$$sum = T_{10} \oplus T_{01} \quad carry = T_{10} \times T_{01} \quad (6.7)$$

For this operation, we have employed the RLG-Peres gate as a reversible half adder circuit by giving it inputs as : T_{10}, T_{10} and 0 and generating outputs as : $T_{10}, T_{10} \oplus T_{01}, T_{10} \times T_{01}$.

Hence, the UT crosswise addition is finally mapped with the second LSB M_1 of the final product.

Vertical multiplication 2:

It can be noted from Figure 6.7, that BVPPG2 also produces an output $Z = T_{11} =$

P_1Q_1 , which is the final UT term.

Most significant bits of the product:

The M_2 and M_3 of the final product are generated by the CNOT reversible gate with inputs as $T_{10} \oplus T_{01}$ and T_{11} generating outputs as $M_3 = T_{11}$ and $M_2 = T_{11} \oplus (T_{10} \oplus T_{01})$. Therefore, the final bits of the product, corresponding to the UT multiplication are:

$$\begin{aligned} M_0 &= T_{00} = P_0Q_0, \\ M_1 &= T_{01} \oplus T_{10} = P_0Q_1 \oplus P_1Q_0, \\ M_2 &= T_{11} = P_1Q_1, \\ M_3 &= T_{11} \oplus (T_{01} \oplus T_{10}) \end{aligned} \tag{6.8}$$

6.5.3 QCA Realization and Simulation of RVM

The resulting optimized, co-planar QCA implementation layout as shown in Figure 6.8 requires only 221 cells and occupies a compact area of $0.225 \mu m^2$. Furthermore, the synchronous design achieves a very low latency of just 1.5 clock cycles. Further,




Figure 6.8: QCA implementation of the proposed RVM module

due to the large number of inputs (4 data inputs and 5 AI) in the RVM, exhaustive verification of all $2^9 = 512$ input combinations is computationally intensive for simulation in QCADesigner-E tool. Therefore, a comprehensive vector table containing a set of critical and representative input combinations was generated to validate the




Figure 6.9: Defined vector table setup for the RVM module

functional correctness of the proposed architecture as shown in Figure 6.9. The RVM design was then simulated using the coherence vector engine within the QCADesigner-E tool. The resulting waveform, which visually confirms the correct output sequence for the applied test vectors, is presented in Figure 6.10.




Figure 6.10: Verification of the proposed RVM module

6.5.4 Scalability Analysis and Applications

The proposed reversible Vedic multiplication can be extended to $N \times N$ multiplication because of the recursive nature of UT sutra as illustrated in Figure 6.11. The architecture follows the divide and conquer principle of the Vedic mathematics, also preserving reversibility at each step. Notably, the block diagram displays four instances of the optimized $N/2$ RVM module for generation of partial products. Notably, each RVM module generates N bit output along-with $G(N/2)$ as the garbage outputs in order to maintain reversibility of the circuit at each stage. Further, three reversible adders are used for addition of these partial products according to the standard Vedic UT algorithm. The adder inputs are concatenated by N -zeroes as ancillary inputs and generate G_{adder} as garbage output to maintain the reversible nature of the circuit. The final $2N$ bit product is represented. Hence, it can be noted that N bit Vedic




Figure 6.11: General block diagram of N -bit reversible Vedic multiplication

multiplication can be generalized directly from the base 2-bit RVM implementation to higher operands, confirming the scalability through hierarchical replication of these reversible logic units.

The major advantages of this algorithm that can be noted are its grid-like regular computational architecture. The recursive nature of UT sutra minimizes the wire crossings in QCA circuits [192], thereby reducing the quantum cost and figure of merit of the circuit resulting in designing compact and efficient arithmetic circuits. This QCA based RVM may find applications in nano arithmetic and logic circuits

[193, 194, 195], reversible multiply and accumulate units [196] for low power low power signal processing, where minimal delay and cell count can lead to significant efficiency in computation.

6.6 Comparative Analysis

This section provides a holistic comparison of the structural analysis with the recent state of the art in various performance metrics. Additionally, the power dissipation maps and energy dissipation of the circuits are tabulated for a detailed analysis.

6.6.1 Performance and Structural Analysis

The proposed reversible gates are evaluated against recent QCA designs across various design metrics, as shown in Table 6.3. The results clearly demonstrate that the

Table 6.3: Comparative analysis of the reversible gates with the recent state of art

References	Cell Count	Area	Latency	Cost _{AD}	Crossover
<i>RLG-Peres</i>					
[197]	136	0.175	2.5	1.09375	Co-planar
[198]	51	0.049	0.75	0.027563	Co-planar
[199]	44	0.043	0.75	0.024188	None
[200]	56	0.066	0.75	0.037125	None
[201]	79	0.083	1.25	0.129688	None
Proposed	35	0.034	0.5	0.0085	None
<i>R-BVPPG</i>					
Proposed	39	0.032	0.5	0.008	None
<i>RVM</i>					
Proposed	221	0.225	1.5	0.5	Co-planar

proposed circuits excel in all metrics, including cell count, area, latency, and area-to-delay cost (Cost_{AD}) of QCA circuits.

The following observations can be concluded:

- The proposed RLG-Peres gate encompasses 35 QCA standard cells presenting a 68.75% improvement over 112 cells in the design by Das et al. [197], 31.37% improvement compared to the 51 cells in the design by Vahabi et al. [198], and a 20.45% improvement compared to the 44 cells in the most recent design by Patidar et al. [199].

Table 6.4: Comparison of the design primitives of 2-bit reversible multipliers

Module	NG	CI	GO	QC	HC	TRLIC
[185]	6	5	5	22	$10\alpha + 5\beta + 0\gamma$	38
[82]	4	6	8	16	$6\alpha + 8\beta + 4\gamma$	34
[202]	6	6	6	20	-	38
[203]	6	4	4	46	-	60
[204]	6	5	9	21	$11\alpha + 5\beta + 0\gamma$	41
Proposed RVM	4	5	5	19	$7\alpha + 5\beta + 0\gamma$	33

NG: Number of Gates; CI: Constant Input; GO: Garbage Output; QC: Quantum Cost
HC: Hardware Complexity; TRLIC: Total Reversible Logic Implementation Cost

- The area occupied by the proposed RLG-Peres gate is $0.034 \mu m^2$, representing a significant 80.57% reduction compared to the $0.175 \mu m^2$ area in the design by Das et al. [197], 30.61% reduction from the $0.049 \mu m^2$ reported by Vahabi et al. [198], and a 20.93% reduction from the $0.043 \mu m^2$ reported by Patidar et al. [199].
- The latency of the proposed RLG-Peres gate is 0.5 clock cycles, which is a 33.33% improvement over the 0.75 latency in the designs reported in [198], [199] and [200].
- The quantum cost ($Cost_{AD}$) of the suggested RLG-Peres gate demonstrates significant 99.22%, 69.16% and 64.84% improvement compared to [197], [198], and [199] respectively.
- The suggested QCA design of the R-BVPPG gate is implemented without any crossover for efficient design integration, achieving minimal cell usage and latency with a $Cost_{AD}$ of 0.008.
- The proposed co-planar design of reversible Vedic multiplier is built using the suggested R-BVPPG and RLG-Peres gate with least $Cost_{AD}$ of 0.5.

Further, Table 6.4 presents a comparative analysis of proposed reversible Vedic multiplier against previously reported designs in terms of reversible design primitives. Notably, the proposed RVM has a minimal gate requirement of 4, which is lowest in comparison to the recent literature. Although the gate count of 4 matches the most recent article by [82], the proposed RVM achieves a significant 37.5% reduction in

garbage outputs, thereby reducing area. Further, it can be observed that the suggested RVM design achieves a significant 58.7% reduction in QC when compared to the RVM design by [203]. TRLIC determines the overall efficiency of the circuit. It can be seen from the Table that the proposed RVM achieves lowest TRLIC of 33 among all recent designs. The collective improvements of the proposed RVM circuit in gate count reduction and resource utilization, demonstrate that the proposed RVM is a compelling candidate for scalable, energy-efficient QCA-based arithmetic architectures.

6.6.2 Energy and Power Dissipation Analysis

The energy dissipation results for the utilized RLG gates were calculated using the ‘coherence vector with energy’ simulation engine in QCADesigner-E software version 2.2 [89]. In this method, each QCA cell in each clock cycle is treated as an energy ‘bath’. The term `E_bath.total` represents the total energy transferred to the bath by all quantum cells during each clock cycle [140]. Table 6.5 provides the energy and power dissipation analysis for the proposed reversible gate designs. Here, `Sum_Ebath` (denoted as TED) represents the total energy dissipation, including the energy transfer and associated errors. `Avg_Ebath` (designated as AED) indicates the average energy dissipated in each clock cycle, along with the error for each cycle. Throughout the simulation, the dimensions of the QCA cell are $18 \times 18 \text{ nm}$. As it is evident from the table that the TED of the RLG-CNOT gate is $6.97 \times 10^{-3} eV$, with each electron charge being $1.607 \times 10^{-19} \text{ Joules}$. Therefore,

$$TED = 6.97 \times 10^{-3} \times 1.607 \times 10^{-19} = 11.20679 \times 10^{-22} \text{ Joules} \quad (6.9)$$

Further, it is seen that the latency of RLG-CNOT is 0.25 clock cycles, and each clock cycle has a clock period of $4 \times 10^{-12} \text{ sec}$. Hence, the total time delay can be represented as:

$$D = 0.25 \times 4 \times 10^{-12} = 1 \times 10^{-12} \text{ sec} \quad (6.10)$$

Finally, the power dissipation (P_d) can be calculated as:

$$P_d = \frac{TED}{D} = \frac{11.20679 \times 10^{-22}}{1 \times 10^{-12}} = 1.120679 \text{ nW} \quad (6.11)$$

Additionally, the power delay product evaluation criterion (PDP), based on [205] is illustrated in Table 6.5. The standard theoretical clock frequency of 1 THz is

Table 6.5: Energy and power dissipation analysis of the proposed reversible circuits using QCADesigner-E v2.2

Circuits	TED (eV)	AED (eV)	P_d (W)	PDP (Ws)
RLG-CNOT	6.97e-003 (Error: +/- -7.38e-004)	6.34e-004 (Error: +/- -6.71e-005)	1.12×10^{-9}	1.12×10^{-21}
RLG-Peres	3.10e-002 (Error: +/- -3.23e-003)	2.82e-003 (Error: +/- -2.94e-004)	2.49×10^{-9}	4.98×10^{-21}
R-BVPPG	1.73e-002 (Error: +/- -1.75e-003)	1.56e-003 (Error: +/- -1.57e-004)	1.39×10^{-9}	2.78×10^{-21}
RVM	5.58e-002 (Error: +/- -5.46e-003)	4.98e-003 (Error: +/- -4.14e-004)	1.49×10^{-9}	8.97×10^{-21}

TED: Total Energy Dissipation; AED: Average Energy Dissipation

P_d: Power Dissipation; PDP: Power Delay Product

considered. The PDP can be represented in Ws as shown below:

$$PDP = Power(W) \times Delay(s) \quad (6.12)$$

Henceforth, Table 6.5 also showcases the power dissipation (P_d) and PDP values for

Table 6.6: Energy dissipation analysis of the proposed reversible circuits across three distinct tunneling energies at $T = 2K$ using QCAPro

Circuits	Leakage ED (meV)			Switching ED (meV)			Total ED (meV)		
	0.5 E_k	1.0 E_k	1.5 E_k	0.5 E_k	1.0 E_k	1.5 E_k	0.5 E_k	1.0 E_k	1.5 E_k
RLG-Peres	9.72	26.15	42.33	32.57	24.42	18.86	42.29	50.57	61.19
R-BVPPG	11.49	23.64	33.71	45.27	39.29	34.13	56.76	62.93	67.84
RVM	73.48	189.51	312.71	96.6	85.78	61.86	170.08	275.29	374.57

ED: Energy Dissipation

the proposed reversible circuits. Based on the upper bound energy dissipation model [90], the QCAPro software is further utilized to assess the power consumption of QCA reversible gates by examining three distinct tunneling energies of $0.5E_k$, $1.0E_k$ and $1.5E_k$ between the dots with the standard operational temperature for QCA energy analysis set at $2K$. The thermal hotspots of the suggested QCA implementations




Figure 6.12: Power Dissipation Map of the proposed reversible gates for $0.5E_k$

for the RLG-Peres and R-BVPPG gates at $0.5E_k$ are visualized in Figure 6.12(a) and Figure 6.12(b), respectively. Additionally, Figure 6.12(c) illustrates the power dissipation map of the RVM at $0.5E_k$. The software categorizes the power dissipation in QCA designs into two main components: ‘leakage energy’, which occurs during clock transitions, and ‘switching energy’, which occurs during cell switching periods. The power analysis, detailed in Table 6.6, measures the average, leakage, and switching energy dissipation for the proposed efficient reversible gates and RVM across all vector pairs.

6.7 Summary

This chapter presents efficient single layer design of reversible Vedic multiplier in QCA technology using reversible logic gates. The proposed RVM has been implemented based on the optimized co-planar QCA designs of the RLG-Peres and R-BVPPG

gates using only 221 QCA cells with a latency of just 1.5 clock cycles. All the reversible circuit layouts are designed and simulated using the QCADesigner-E v2.2 tool. The suggested RVM design is built using only 4 RLGs with constant inputs and garbage outputs of 5, resulting in an effective TRLIC of 33. These metrics demonstrate enhanced computational efficiency of the suggested RVM with respect to the recent literature. Further, this work also presents holistic energy and power dissipation analyses using the QCADesigner-E tool. The proposed RLG-Peres, R-BVPPG and RVM design dissipates a minimal total energy dissipation of $3.10 \times e - 002eV$, $1.73 \times e - 002eV$ and $5.58 \times e - 002eV$. Further, the power dissipation and the power-delay-product is also evaluated for these design, enabling ultra-low power and high-speed computational circuits at the nano-scale. The reversible designs are then evaluated across three distinct tunneling energies at temperature of 2 K using the QCAPro software. The detailed analyses highlights the effectiveness of the proposed co-planar designs making them highly reliable and suitable for integration into various arithmetic logic units. These findings also underscore the potential of integrating reversible logic with QCA technology to advance digital circuit design.

Chapter 7

Conclusion, Future Scope and Social Impact

7.1 Conclusion

This thesis presents a comprehensive investigation into the design, implementation, and optimization of Vedic multipliers using Quantum-Dot Cellular Automata (QCA) technology. Based on a detailed review and analysis of various n -bit Vedic multiplier implementations across multiple technologies (ranging from 2 to 64 bits), the study highlights QCA as a promising alternative to the conventional CMOS technology, offering notable reductions in power consumption, propagation delay, and circuit area; positioning it as an ideal candidate for future nanoelectronic systems.

The initial phase of this research focused on implementing Vedic multipliers using CMOS technology. A novel 4-bit Vedic multiplier architecture was proposed, incorporating a customized 5-bit adder along with conventional full and half adders to optimize performance. This foundational design served as a baseline for evaluating computational efficiency and was subsequently scaled to an 8-bit implementation using modular 4-bit units and ripple carry adders. Simulation results for the extended design demonstrated significant improvements in terms of transistor count, energy-delay product (EDP), and power-delay product (PDP). Notably, the PDP of the presented 4-bit and 8-bit CMOS based multiplier was 12.01 fJ and 377 fJ respectively. Additionally, temperature-dependent analysis revealed average energy savings of 28.8% and 16.7% for the 4-bit and 8-bit designs, respectively, compared to traditional CMOS-based approaches.

Building on the insights gained from CMOS-based implementations, the research shifted focus toward exploring the potential of Quantum-Dot Cellular Automata technology for designing energy-efficient arithmetic circuits. In this phase, first an optimized coplanar QCA layout of half adder circuit was developed with only 23 cells and a minimal latency of 0.25 clock cycles, emphasizing simplicity, compactness, and reduced cost. Thereafter, a coplanar layout of full adder with only 37 standard QCA cells was designed. These designs formed the basis for constructing scalable 4-bit, 8-bit and 16-bit Ripple Carry Adders (RCAs) and 3-input 4-bit Carry Save

Adders (CSA), both of which demonstrated superior performance over existing designs in terms of layout cost, quantum cost, and energy efficiency. The 4-bit RCA design, implemented without crossovers or rotational cells, achieved a 61.1% reduction in quantum cost and 58.4% improvement in latency while the proposed CSA design demonstrated 76.35% improvement in quantum cost over comparable existing circuits. The effectiveness and reliability of these circuits were further validated through detailed energy dissipation analysis using QCADesigner-E and QCAPro tools under various operating conditions.

To further enhance performance and address interconnect limitations, a multilayer crossover strategy was adopted for the implementation of high-performance RCA circuits. This approach significantly reduced area and routing complexity, by achieving up to 90.3% reduction in quantum cost when compared to recent state-of-the-art designs, while maintaining excellent functionality across different QCA cell sizes ranging from $14 \times 14 \text{ nm}$ to $18 \times 18 \text{ nm}$. Moreover, thermal analysis based on average output polarization confirmed the robustness of these designs under varying temperature conditions, demonstrating their suitability for thermally constrained environments.

Further, the optimized coplanar half adder designed was tested for resilience against fabrication-related defects such as single and double cell omission and deposition defects before incorporation in the 2-bit Vedic multiplier circuit. Particularly, for single cell omission defect, the proposed half adder demonstrates a modest improvement of approximately 203.61% improvement for the sum output compared to its counterpart. Similarly, for double cell omission defect and extra cell deposition defect, the proposed adder showcases substantial enhancements of approximately 24.15% and 21.31%, respectively. Leveraging this half adder circuit, a 2-bit and 4-bit Vedic multiplier is proposed with comprehensive simulations and in-depth performance analysis for various design metrics using the QCADesigner-E v2.2 and QCAPro tools. Notably, the design achieved substantial reductions in quantum cost (81.35%) and latency (22.22%) compared to recent single-layer implementations, highlighting its practical viability.

In the final stage of this research, reversible logic was introduced into the QCA framework to further push the boundaries of low-power computation. An optimized implementation of the reversible Vedic multiplier architecture (RVM) was constructed using newly proposed QCA layouts of reversible Peres and BVPPG gates using only

221 QCA cells with a latency of merely 1.5 clock cycles. The RVM emerged as an efficient design, offering reduced quantum cost, only 5 ancillary inputs, and total reversible logic implementation complexity of 33. The proposed Peres, BVPPG and RVM design dissipates a minimal total energy dissipation of $3.10 \times e - 002eV$, $1.73 \times e - 002eV$ and $5.58 \times e - 002eV$ respectively. Holistic simulation results confirmed proposed circuits' minimal energy dissipation and favorable power-delay product, underscoring the benefits of combining QCA with reversible logic for ultra-low power arithmetic design.

A particularly significant outcome of this study is the substantial improvement in power-delay performance across technological transitions from CMOS to QCA. The 2-bit Vedic multiplier implemented in CMOS exhibited a PDP of $1.28 \times 10^{-15} J$. When redesigned using QCA, the PDP was reduced to $9.674 \times 10^{-21} J$; an improvement of nearly six orders of magnitude. Taking this further, the introduction of reversible logic within the QCA framework lowered the PDP to $8.97 \times 10^{-21} J$. These results highlight the advantages of progressively transitioning from conventional CMOS technology to QCA and reversible QCA architectures, underscoring their potential for realizing compact, high-performance, and ultra-low-power arithmetic circuits for future nanoelectronic systems.

The collective results and innovations from the individual chapters presented in this thesis affirm the viability of QCA-based Vedic multipliers as a next-generation solution for low-power, high-speed digital arithmetic. The integration of architectural, physical, and fault-tolerant design techniques has produced a foundation that is not only theoretically compelling but also practically scalable for diverse nanoelectronic applications.

7.2 Future Work and Social Impact

Building on the foundations established in this thesis, several promising directions emerge for future exploration. The proposed Vedic multipliers, owing to their inherent efficiency and modular structure, hold strong potential in the development of advanced arithmetic intensive processors such as ALUs, MACs, GPUs, and ASICs, where fast and power-efficient multiplication units are essential. Their integration into cryptographic systems could significantly accelerate core operations in encryption, hashing, and digital signature algorithms, thereby improving the speed and

security of modern communication protocols. While the CMOS-based Vedic multipliers presented in this thesis can be readily integrated into existing FPGA and ASIC design flows, the QCA- and reversible logic-based architectures are strong candidates for future computing systems beyond CMOS technology. Although challenges related to fabrication such as precise quantum cell fabrication, clocking mechanisms, defect tolerance, and large-scale manufacturing exist, the active ongoing advances in nano fabrication continue to improve the feasibility of QCA-based implementations. The biomedical domain also stands to benefit from Vedic multiplier implementations. The applications such as ECG, EEG, and medical image processing demand real-time, and VMs can deliver enhanced throughput and reduced latency for such computations. Additionally, low-power Vedic multipliers are particularly well-suited for Internet of Things (IoT) devices, where minimizing energy consumption is critical for extending device lifetime and enabling sustainable deployment. Future work can also explore the design of scalable and reconfigurable Vedic multiplier architectures that support large bit-width operations and adaptive functionality. This includes fault-tolerant designs, reversible computing implementations, and integration into AI accelerators and real-time signal processing pipelines. Such advancements would strengthen the applicability of QCA-based arithmetic units in both high-performance and energy-constrained environments. In addition, experimental validation of the proposed architectures through FPGA/ASIC prototyping would provide valuable insights into

Table 7.1: Versatile applications of Vedic multipliers in various fields

Domain	References	Explanation
Cryptography	[206, 207, 208, 209]	The computational efficiency of elliptic curve cryptography by accelerating key generation, scalar multiplication, and point operations. The execution speed of symmetric encryption algorithms like AES and DES is improved, and digital signature schemes such as RSA and DSA are optimized, strengthening the performance and security of modern cryptographic systems.
DSP	[210, 211, 212, 213, 214, 215, 216, 217, 218, 219]	VMs enhance image and signal processing by accelerating DWT-based decomposition for tasks like compression and feature extraction, optimizing convolution and FIR filter performance in DSP, and enabling faster FFT-based frequency analysis.
ALU	[39, 220, 221, 222, 223, 224, 225]	The performance is enhanced by VM in complex arithmetic and matrix operations due to improvement in speed and accuracy of floating-point computations.
MAC unit	[226, 227, 228, 229]	Vedic multipliers improve the efficiency of MAC units by accelerating multiplication and accumulation tasks in scientific simulations, numerical algorithms, and large-scale computations.
Biomedical	[210, 217, 230, 231, 232]	The processing of biomedical signals like ECG, EEG, and EMG is enhanced by efficiently performing tasks such as filtering and feature extraction, enabling real-time analysis and improvement in speed of complex simulations.

their practical performance and reliability. Such advancements would strengthen the applicability of QCA-based arithmetic units in both high-performance and energy-constrained environments. While current industrial deployments rely on CMOS based FPGA and ASIC architectures, our proposed QCA framework represents a prospective approach to next-generation nano electronics as fabrication technologies continue to evolve.

From a broader societal perspective, Vedic multiplier implementations contribute to technological domains with tangible real-world impact. They offer performance gains in digital signal processing, cryptography, high-speed computing, and biomedical electronics domains critical to healthcare, communication, security, and scientific research. Consequently, the proposed designs provide a viable roadmap toward next-generation ultra-low-power and high-density arithmetic circuits for emerging nano-electronic applications as highlighted in Table 7.1. It can be noted that the versatility of Vedic multipliers extends from image compression and data encryption to real-time signal analysis and large-scale simulations. By improving computational speed, reducing power consumption, and enabling compact and fault-resilient designs, this research supports the growing need for sustainable, efficient, and scalable hardware systems across multiple sectors.

Bibliography

- [1] M. K. Sona and V. Somasundaram, “Vedic multiplier implementation in vlsi,” *Materials Today: Proceedings*, vol. 24, pp. 2219–2230, 2020.
- [2] V. G. Oklobdzija, D. Villeger, and S. S. Liu, “A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach,” *IEEE Transactions on computers*, vol. 45, pp. 294–306, 1996.
- [3] S. S. Mahant-Shetti, P. T. Balsara, and C. Lemonds, “High-performance low power array multiplier using temporal tiling,” *IEEE Transactions on very large scale integration (VLSI) systems*, vol. 7, pp. 121–124, 1999.
- [4] M. Mottaghi-Dastjerdi, A. Afzali-Kusha, and M. Pedram, “Bz-fad: A low-power low-area multiplier based on shift-and-add architecture,” *IEEE Transactions on very large scale integration (VLSI) systems*, vol. 17, pp. 302–306, 2009.
- [5] S. Srikanth, I. T. Banu, G. V. Priya, and G. Usha, “Low power array multiplier using modified full adder,” in *2016 IEEE International Conference on Engineering and Technology (ICETECH)*, pp. 1041–1044, IEEE, 2016.
- [6] D. Chandel, G. Kumawat, P. Lahoty, V. V. Chandrodaya, and S. Sharma, “Booth multiplier: Ease of multiplication,” *International Journal of Emerging Technology and Advanced Engineering*, vol. 3, pp. 118–122, 2013.
- [7] V. Solanki, A. D. Darji, and H. Singapuri, “Design of low-power wallace tree multiplier architecture using modular approach,” *Circuits, Systems, and Signal Processing*, vol. 40, pp. 4407–4427, 2021.
- [8] C. Vinoth, V. K. Bhaaskaran, B. Brindha, S. Sakthikumaran, V. Kavnilavu, B. Bhaskar, M. Kanagasabapathy, and B. Sharath, “A novel low power and high speed wallace tree multiplier for risc processor,” in *2011 3rd International Conference on Electronics Computer Technology*, vol. 1, pp. 330–334, IEEE, 2011.

- [9] P. Karuppusamy, “Design and analysis of low-power. high-speed baugh wooley multiplier,” *Journal of Electronics*, vol. 1, pp. 60–70, 2019.
- [10] S. B. K. Tirtha and V. S. Agrawala, *Vedic mathematics*, vol. 10. Motilal Banarsidass Publ., 1992.
- [11] R. R. Schaller, “Moore’s law: past, present and future,” *IEEE spectrum*, vol. 34, pp. 52–59, 1997.
- [12] C. S. Lent, P. D. Tougaw, and W. Porod, “Bistable saturation in coupled quantum dots for quantum cellular automata,” *Applied Physics Letters*, vol. 62, pp. 714–716, 1993.
- [13] P. D. Tougaw and C. S. Lent, “Logical devices implemented using quantum cellular automata,” *Journal of Applied physics*, vol. 75, pp. 1818–1825, 1994.
- [14] C. S. Lent and P. D. Tougaw, “A device architecture for computing with quantum dots,” *Proceedings of the IEEE*, vol. 85, no. 4, pp. 541–557, 1997.
- [15] C. S. Lent, P. D. Tougaw, and W. Porod, “Quantum cellular automata: the physics of computing with arrays of quantum dot molecules,” in *Proceedings Workshop on Physics and Computation. PhysComp’94*, pp. 5–13, IEEE, 1994.
- [16] G. Snider, A. Orlov, I. Amlani, X. Zuo, G. Bernstein, C. Lent, J. Merz, and W. Porod, “Quantum-dot cellular automata: Review and recent experiments,” *Journal of Applied Physics*, vol. 85, no. 8, pp. 4283–4285, 1999.
- [17] C. R. Graunke, D. I. Wheeler, D. Tougaw, and J. D. Will, “Implementation of a crossbar network using quantum-dot cellular automata,” *IEEE Transactions on Nanotechnology*, vol. 4, no. 4, pp. 435–440, 2005.
- [18] S.-H. Shin, J.-C. Jeon, and K.-Y. Yoo, “Design of wire-crossing technique based on difference of cell state in quantum-dot cellular automata,” *International journal of Control and Automation*, vol. 7, no. 4, pp. 153–164, 2014.
- [19] A. Gin, P. D. Tougaw, and S. Williams, “An alternative geometry for quantum-dot cellular automata,” *Journal of Applied Physics*, vol. 85, no. 12, pp. 8281–8286, 1999.

- [20] M. Janez, P. Pecar, and M. Mraz, "Layout design of manufacturable quantum-dot cellular automata," *Microelectronics Journal*, vol. 43, no. 7, pp. 501–513, 2012.
- [21] Z. Ying, C. Feng, Z. Zhao, S. Dhar, H. Dalir, J. Gu, Y. Cheng, R. Soref, D. Z. Pan, and R. T. Chen, "Electronic-photonic arithmetic logic unit for high-speed computing," *Nature communications*, vol. 11, no. 1, p. 2154, 2020.
- [22] A. Boettcher and M. Kumm, "Towards globally optimal design of multipliers for fpgas," *IEEE Transactions on Computers*, 2023.
- [23] L. Aksoy, Q.-L. Nguyen, F. Almeida, J. Raik, M.-L. Flottes, S. Dupuis, and S. Pagliarini, "Hybrid protection of digital fir filters," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 2023.
- [24] Z. Fu and W. Ye, "A 593nj/inference dvs hand gesture recognition processor embedded with reconfigurable multiple constant multiplication technique," *IEEE Transactions on Circuits and Systems I: Regular Papers*, 2024.
- [25] R. W. Hartenstein, M. Herz, and F. Gilbert, "Designing for xilinx xc6200 fpgas," *Lecture notes in computer science*, pp. 29–38, 1998.
- [26] A. J. L. Martin, "Cadence design environment," *New Mexico State University, Tutorial paper*, p. 35, 2002.
- [27] K. Gavaskar, D. Malathi, G. Ravivarma, V. K. Devi, M. Megala, and S. M. Begam, "A fresh design of power effective adapted vedic multiplier for modern digital signal processors," *Wireless Personal Communications*, vol. 124, pp. 1297–1315, 2022.
- [28] R. Biji and V. Savani, "Performance analysis of vedic mathematics algorithms on re-configurable hardware platform," *Sāadhanā*, vol. 46, p. 83, 2021.
- [29] K. Sivanandam and P. Kumar, "Design and performance analysis of reconfigurable modified vedic multiplier with 3-1-1-2 compressor," *Microprocessors and Microsystems*, vol. 65, pp. 97–106, 2019.

- [30] T. Mendez and S. Nayak, "Design and analysis of an iterative carry save adder-based power-efficient multiplier," *Iranian Journal of Electrical and Electronic Engineering*, vol. 18, pp. 2238–2238, 2022.
- [31] M. Sudeep, M. Vucha, *et al.*, "Design and fpga implementation of high speed vedic multiplier," *international journal of Computer applications*, vol. 90, 2014.
- [32] M. Poornima, S. K. Patil, S. K. Shivukumar, and H. Sanjay, "Implementation of multiplier using vedic algorithm," *International Journal of Innovative Technology and Exploring Engineering (IJITEE)*, vol. 2, pp. 219–223, 2013.
- [33] C. H. Kumar, "Implementation and analysis of power, area and delay of array, urdhva, nikhilam vedic multipliers," *International Journal of Scientific and Research Publications*, vol. 3, pp. 1–5, 2013.
- [34] A. Gupta, U. Malviya, and V. Kapse, "A novel approach to design high speed arithmetic logic unit based on ancient vedic multiplication technique," *International Journal of Modern Engineering Research*, vol. 2, pp. 2695–2698, 2012.
- [35] G. Sunitha and H. Rakesh, "Performance comparison of conventional multiplier with vedic multiplier using ise simulator," *International Journal of Engineering and Manufacturing Science*, vol. 8, pp. 95–103, 2018.
- [36] N. Johny and S. Mayur, "Design and implementation of a low power vedic multiplier," *International Journal for Research in Applied Science & Engineering Technology (IJRASET)*, 2018.
- [37] C. Chaitanya, C. Sundaresan, P. Venkateswaran, K. Prasad, and V. S. Ramakrishna, "Design of high-speed multiplier architecture based on vedic mathematics," *International Journal of Engineering and Technology (UAE)*, vol. 7, pp. 105–108, 2018.
- [38] K. Gowreesrinivas, S. Srinivas, and P. Samundiswary, "Fpga implementation of a resource efficient vedic multiplier using spst adders," *Engineering, Technology & Applied Science Research*, vol. 13, no. 3, pp. 10698–10702, 2023.
- [39] V. Saminathan, P. Jagadesh, E. Sathosh Kumarr, S. Sathish, and S. Sivasankaran, "Implementation of 16-bit vedic multiplier in alu using verilog," *Annals of the Romanian Society for Cell Biology*, pp. 9968–9975, 2021.

- [40] Y. Bansal and C. Madhu, “A novel high-speed approach for 16×16 vedic multiplication with compressor adders,” *Computers & Electrical Engineering*, vol. 49, pp. 39–49, 2016.
- [41] B. R. Raju and D. Satish, “A high speed $16^* 16$ multiplier based on urdhva tiryakbhyam sutra,” *International Journal of Science Engineering and Advance Technology, IJSEAT*, vol. 1, pp. 126–132, 2013.
- [42] R. Pushpangadan, V. Sukumaran, R. Innocent, D. Sasikumar, and V. Sundar, “High speed vedic multiplier for digital signal processors,” *IETE journal of research*, vol. 55, pp. 282–286, 2009.
- [43] S. Kaushik and J. Ashraf, “Implementation of vedic multiplier using different architecture,” *International Journal for Research in Science & Advanced Technologies*, vol. 2, 2013.
- [44] M. Bhavani, M. S. Kumar, and K. S. Rao, “Delay comparison for 16×16 vedic multiplier using rca and cla,” *International Journal of Electrical and Computer Engineering*, vol. 6, p. 1205, 2016.
- [45] N. Nagaraju and S. Ramesh, “Implementation of high speed and area efficient mac unit for industrial applications,” *Cluster Computing*, vol. 22, pp. 4511–4517, 2019.
- [46] A. P. Chavan, R. Verma, and N. S. Bhat, “High speed 32-bit vedic multiplier for dsp applications,” in *international journal of Computer applications*, vol. 135, pp. 35–38, Citeseer, 2016.
- [47] I. Chaudhary and D. Kularia, “Design of 64 bit high speed vedic multiplier,” *International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering*, vol. 5, pp. 4090–4096, 2016.
- [48] M. Hénou, “The monte carlo method,” in *International Astronomical Union Colloquium*, vol. 10, pp. 151–167, Cambridge University Press, 1971.
- [49] J. Bhasker and R. Chadha, *Static timing analysis for nanometer designs: A practical approach*. Springer Science & Business Media, 2009.

- [50] R. M. Roberts and C. J. Fourie, "Layout-versus-schematic verification for superconductive integrated circuits," *IEEE Transactions on Applied Superconductivity*, vol. 25, pp. 1–5, 2014.
- [51] V. Nandhini and K. Sambath, "Vlsi implementation of multiplier design using reversible logic gate," *Analog Integrated Circuits and Signal Processing*, vol. 115, pp. 93–100, 2023.
- [52] S. Shaik, S. Kanapala, V. Vijay, and C. S. Pittala, "Design and performance analysis of low power and energy-efficient vedic multipliers," *International Journal of System Assurance Engineering and Management*, vol. 14, pp. 894–902, 2023.
- [53] C. R. Patel, V. B. Adishesha, V. Urankar, and K. V. Bharadwaj, "Inverted gate vedic multiplier in 90nm cmos technology," *American Journal of Electrical and Computer Engineering*, vol. 4, pp. 10–15, 2020.
- [54] A. Garg and G. Joshi, "Gate diffusion input based 4-bit vedic multiplier design," *IET Circuits, Devices & Systems*, vol. 12, pp. 764–770, 2018.
- [55] S. Shetkar and S. Koli, "Area, power efficient vedic multiplier architecture using novel 4: 2 compressor," *Sādhana*, vol. 48, p. 216, 2023.
- [56] S. C. Kharade and A. Askhedkar, "Design, implementation, and analysis of 4 x 4-bit vedic multiplier using mgdi technique at 90nm," *Semiconductor Optoelectronics*, vol. 42, no. 1, pp. 929–943, 2023.
- [57] A. Verma, A. Khan, and S. Wairya, "Design and analysis of efficient vedic multiplier for fast computing applications," *International Journal of Computing and Digital Systems*, vol. 13, pp. 190–201, 2023.
- [58] C. D. K. Reddy, S. R. Reddy, C. A. Murugan, *et al.*, "Implementation of multiplier using vedic mathematics," *Materials Today: Proceedings*, vol. 65, pp. 3921–3926, 2022.
- [59] H. Chugh and S. Singh, "Design and implementation of a high-performance 4-bit vedic multiplier using a novel 5-bit adder in 90nm technology," in *2022 10th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions)(ICRITO)*, pp. 1–6, IEEE, 2022.

- [60] D. K. Basha, P. Prakash, D. Chaitanya, and K. A. Manjusha, "Rca-csa adder based vedic multiplier," *International Journal of Applied Engineering Research*, vol. 12, pp. 7603–7613, 2017.
- [61] K. Ramya and S. K. S. Manvi, "Design of a 4-bit vedic multiplier using transistors," in *Proc. 9th International Conference on Electrical Electronics and Computer Science (EECS 2014)*, pp. 39–44, 2014.
- [62] R. Bathija, R. Meena, S. Sarkar, and R. Sahu, "Low power high speed 16x16 bit multiplier using vedic mathematics," *International Journal of Computer Applications*, vol. 59, 2012.
- [63] V. V. Haibatpure, P. S. Kasliwal, and B. Patil, "Performance evaluation of proposed vedic multiplier in microwind," *International Journal of Communication Engineering Applications*, vol. 3, pp. 498–502, 2012.
- [64] K. R. Sai and P. M. Krishna, "Design of 8 bit vedic multiplier using gdi technique," *Juni Khyat*, vol. 10, pp. 11–23, 2020.
- [65] S. Karunakaran and B. Poonguzharselvi, "Vlsi architecture of an 8-bit multiplier using vedic mathematics in 180nm technology," *International Journal of Advances in Engineering & Technology*, vol. 10, p. 401, 2017.
- [66] S. S. Meti, C. Bharath, Y. P. Kumar, and B. Kariyappa, "Design and implementation of 8-bit vedic multiplier using mgdi technique," in *2017 International Conference on Advances in Computing, Communications and Informatics (ICACCI)*, pp. 1923–1927, IEEE, 2017.
- [67] D. Kayal, P. Mostafa, A. Dandapat, and C. K. Sarkar, "Design of high performance 8 bit multiplier using vedic multiplication algorithm with mccmos technique," *Journal of Signal Processing Systems*, vol. 76, pp. 1–9, 2014.
- [68] N. Rajput, A. Jindal, S. Saroha, R. Kumar, and G. Sharma, "A novel and high performance implementation of 8x8 multiplier based on vedic mathematics using 90nm hybrid ptl/cmos logic," *International Journal of Computer Applications*, vol. 69, 2013.

- [69] W. Liu, L. Lu, M. O'Neill, and E. E. Swartzlander, "A first step toward cost functions for quantum-dot cellular automata designs," *IEEE Transactions on Nanotechnology*, vol. 13, no. 3, pp. 476–487, 2014.
- [70] A. Khan, A. N. Bahar, and R. Arya, "Efficient design of vedic square calculator using quantum dot cellular automata (qca)," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 69, no. 3, pp. 1587–1591, 2021.
- [71] N. Safoev and J.-C. Jeon, "Design and evaluation of cell interaction based vedic multiplier using quantum-dot cellular automata," *Electronics*, vol. 9, p. 1036, 2020.
- [72] A. Kirti Singh, S. Wairya, and D. Tripathi, "Cell optimization and realization of vedic multiplier desing in qca," *International Journal of Computing and Digital Systems*, vol. 14, pp. 10491–10503, 2023.
- [73] J. Huang and S. Lale, "A novel nano-scale architecture of vedic multiplier using majority logic in quantum-dot cellular automata technology," *Electronics Letters*, vol. 58, no. 17, pp. 660–662, 2022.
- [74] D. Tripathi and S. Wairya, "An efficient qca vedic multiplier for nanotechnology applications," in *2021 International Conference on Intelligent Technologies (CONIT)*, pp. 1–6, 2021.
- [75] B. K. Bhoi, N. K. Misra, and M. Pradhan, "A novel and efficient design for squaring units by quantum-dot cellular automata," in *Microelectronics, Electromagnetics and Telecommunications: Proceedings of the Fourth ICMEET 2018*, pp. 23–31, Springer, 2019.
- [76] I. Gassoumi, L. Touil, B. Ouni, and A. Mtibaa, "Design of 4-bit 4-tap fir filter based on quantum-dot cellular automata (qca) technology with a realistic clocking scheme," in *Advances in Quantum Communication and Information*, p. 79, IntechOpen, 2019.
- [77] I. Gassoumi, L. Touil, and B. Ouni, "Design of efficient quantum dot cellular automata (qca) multiply accumulate (mac) unit with power dissipation analysis," *IET Circuits, Devices & Systems*, vol. 13, pp. 534–543, 2019.

- [78] V. Pooja, B. Premananda, and G. S. Ramesh, "Design of compact vedic multiplier for high performance circuits," in *2018 3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)*, pp. 1168–1172, IEEE, 2018.
- [79] A. Chudasama and T. N. Sasamal, "Implementation of 4×4 vedic multiplier using carry save adder in quantum-dot cellular automata," in *2016 International conference on communication and signal processing (ICCSP)*, pp. 1260–1264, IEEE, 2016.
- [80] B. N. K. Reddy, B. V. Vani, and G. B. Lahari, "An efficient design and implementation of vedic multiplier in quantum-dot cellular automata," *Telecommunication Systems*, vol. 74, pp. 487–496, 2020.
- [81] A. Chudasama, T. N. Sasamal, and J. Yadav, "An efficient design of vedic multiplier using ripple carry adder in quantum-dot cellular automata," *Computers & Electrical Engineering*, vol. 65, pp. 527–542, 2018.
- [82] S. Soyane, A. K. Kushwaha, and D. M. Dhane, "A novel reversible gate and optimised implementation of half adder, subtractor and 2-bit multiplier," *Analog Integrated Circuits and Signal Processing*, vol. 118, no. 1, pp. 171–186, 2024.
- [83] R. Daggula and V. Bevara, "An ultra-low power qca based vedic multiplier for digital radar application," *e-Prime-Advances in Electrical Engineering, Electronics and Energy*, vol. 9, p. 100695, 2024.
- [84] M. Noorallahzadeh, M. Mosleh, S.-S. Ahmadpour, J. Pal, and B. Sen, "A new design of parity preserving reversible vedic multiplier targeting emerging quantum circuits," *International Journal of Numerical Modelling: Electronic Networks, Devices and Fields*, vol. 36, no. 5, p. e3089, 2023.
- [85] R. Saranya and B. Paulchamy, "Robust and energy-efficient fault-tolerant $n \times n$ vedic multiplier design using quantum-dot cellular automata (qca)," *Journal of Computational Electronics*, vol. 25, no. 1, p. 34, 2026.
- [86] L. S. Jie and S. H. Ruslan, "A 2×2 bit vedic multiplier with different adders in 90nm cmos technology," in *AIP Conference Proceedings*, vol. 1883, p. 020017, AIP Publishing LLC, 2017.

- [87] M. Bansal, V. Bharti, and V. Chander, “Comparison between conventional fast multipliers and improved fast multipliers using ptl logic,” in *IOP Conference Series: Materials Science and Engineering*, vol. 1, p. 012041, IOP Publishing, 2021.
- [88] L. Wang and G. Xie, “A novel xor/xnor structure for modular design of qca circuits,” *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 12, pp. 3327–3331, 2020.
- [89] F. S. Torres, R. Wille, P. Niemann, and R. Drechsler, “An energy-aware model for the logic synthesis of quantum-dot cellular automata,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 37, no. 12, pp. 3031–3041, 2018.
- [90] S. Srivastava, A. Asthana, S. Bhanja, and S. Sarkar, “Qcapro-an error-power estimation tool for qca circuit design,” in *2011 IEEE international symposium of circuits and systems (ISCAS)*, pp. 2377–2380, IEEE, 2011.
- [91] M. Mohammadi and M. Eshghi, “Behavioral description of quantum v and v+ gates to design quantum logic circuits,” in *2008 5th International Multi-Conference on Systems, Signals and Devices*, pp. 1–5, IEEE, 2008.
- [92] C. A. T. Campos, A. L. Marciano, O. P. V. Neto, and F. S. Torres, “Use: a universal, scalable, and efficient clocking scheme for qca,” *IEEE Transactions on computer-aided design of integrated circuits and systems*, vol. 35, no. 3, pp. 513–517, 2015.
- [93] V. Vankamamidi, M. Ottavi, and F. Lombardi, “Two-dimensional schemes for clocking/timing of qca circuits,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 27, no. 1, pp. 34–44, 2007.
- [94] S. K. Lakshmi and G. Athisha, “Design and analysis of adders using nanotechnology-based quantum dot cellular automata,” *Journal of Computer Science*, vol. 7, no. 7, p. 1072, 2011.
- [95] S. Santra and U. Roy, “Design and implementation of quantum cellular automata based novel adder circuits,” *International Journal of Nuclear and Quantum Engineering*, vol. 8, no. 1, pp. 178–183, 2014.

- [96] P. Z. Ahmad, F. Ahmad, and H. A. Khan, "A new f-shaped xor gate and its implementations as novel adder circuits based quantum-dot cellular automata (qca)," *IOSR Journal of Computer Engineering (IOSR-JCE)*, vol. 16, no. 3, pp. 110–117, 2014.
- [97] D. Ajitha, K. V. Ramanaiah, and V. Sumalatha, "An efficient design of xor gate and its applications using qca," *i-Manager's Journal on Electronics Engineering*, vol. 5, no. 3, p. 22, 2015.
- [98] M. Poorhosseini and A. R. Hejazi, "A fault-tolerant and efficient xor structure for modular design of complex qca circuits," *journal of Circuits, Systems and Computers*, vol. 27, no. 07, p. 1850115, 2018.
- [99] A. N. Bahar, F. Ahmad, S. Wani, S. Al-Nisa, and G. M. Bhat, "New modified-majority voter-based efficient qca digital logic design," *International Journal of Electronics*, vol. 106, no. 3, pp. 333–348, 2019.
- [100] A. H. Majeed, M. S. B. Zainal, E. Alkaldy, and D. M. Nor, "Full adder circuit design with novel lower complexity xor gate in qca technology," *Transactions on Electrical and Electronic Materials*, vol. 21, pp. 198–207, 2020.
- [101] M. Bagherian Khosroshahy, A. Abdoli, and A. M. Rahmani, "Design and power analysis of an ultra-high speed fault-tolerant full-adder cell in quantum-dot cellular automata," *International Journal of Theoretical Physics*, vol. 61, no. 2, p. 23, 2022.
- [102] S.-S. Ahmadpour and M. Mosleh, "Ultra-efficient adders and even parity generators in nano scale," *Computers & Electrical Engineering*, vol. 96, p. 107548, 2021.
- [103] M. Zahmatkesh, S. Tabrizchi, S. Mohammadyan, K. Navi, and N. Bagherzadeh, "Robust coplanar full adder based on novel inverter in quantum cellular automata," *International Journal of Theoretical Physics*, vol. 58, pp. 639–655, 2019.
- [104] E. Taherkhani, M. H. Moaiyeri, and S. Angizi, "Design of an ultra-efficient reversible full adder-subtractor in quantum-dot cellular automata," *Optik*, vol. 142, pp. 557–563, 2017.

- [105] R. Singhal and M. Perkowski, “Comparative analysis of full adder custom design circuit using two regular structures in quantum-dot cellular automata (qca),” in *2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL)*, pp. 194–199, IEEE, 2019.
- [106] M. Raj, L. Gopalakrishnan, and S.-B. Ko, “Design and analysis of novel qca full adder-subtractor,” *International Journal of Electronics Letters*, vol. 9, no. 3, pp. 287–300, 2021.
- [107] S. Erniyazov and J.-C. Jeon, “Carry save adder and carry look ahead adder using inverter chain based coplanar qca full adder for low energy dissipation,” *Microelectronic Engineering*, vol. 211, pp. 37–43, 2019.
- [108] N. Safoev and J.-C. Jeon, “Design of high-performance qca incrementor/decrementor circuit based on adder/subtractor methodology,” *Microprocessors and Microsystems*, vol. 72, p. 102927, 2020.
- [109] M. Sarvaghad-Moghaddam and A. A. Orouji, “New symmetric and planar designs of reversible full-adders/subtractors in quantum-dot cellular automata,” *The European Physical Journal D*, vol. 73, pp. 1–12, 2019.
- [110] S. Zoka and M. Gholami, “A novel efficient full adder–subtractor in qca nanotechnology,” *International Nano Letters*, vol. 9, no. 1, pp. 51–54, 2019.
- [111] M. Vahabi, P. Lyakhov, and A. N. Bahar, “Design and implementation of novel efficient full adder/subtractor circuits based on quantum-dot cellular automata technology,” *Applied Sciences*, vol. 11, no. 18, p. 8717, 2021.
- [112] M. Balali and A. Rezai, “Design of low-complexity and high-speed coplanar four-bit ripple carry adder in qca technology,” *International Journal of Theoretical Physics*, vol. 57, no. 7, pp. 1948–1960, 2018.
- [113] S. R. Heikalabad, M. N. Asfestani, and M. Hosseinzadeh, “A full adder structure without cross-wiring in quantum-dot cellular automata with energy dissipation analysis,” *The Journal of Supercomputing*, vol. 74, pp. 1994–2005, 2018.
- [114] F. Danehdaran, M. B. Khosroshahy, K. Navi, and N. Bagherzadeh, “Design and power analysis of new coplanar one-bit full-adder cell in quantum-dot cellular automata,” *Journal of Low Power Electronics*, vol. 14, no. 1, pp. 38–48, 2018.

- [115] N. Safoev and J.-C. Jeon, “A novel controllable inverter and adder/subtractor in quantum-dot cellular automata using cell interaction based xor gate,” *Microelectronic Engineering*, vol. 222, p. 111197, 2020.
- [116] D. De and J. C. Das, “Design of novel carry save adder using quantum dot-cellular automata,” *Journal of computational science*, vol. 22, pp. 54–68, 2017.
- [117] C. Labrado and H. Thapliyal, “Design of adder and subtractor circuits in majority logic-based field-coupled qca nanocomputing,” *Electronics letters*, vol. 52, no. 6, pp. 464–466, 2016.
- [118] M. Balali, A. Rezai, H. Balali, F. Rabiei, and S. Emadi, “Towards coplanar quantum-dot cellular automata adders based on efficient three-input xor gate,” *Results in physics*, vol. 7, pp. 1389–1395, 2017.
- [119] M. Mohammadi, M. Mohammadi, and S. Gorgin, “An efficient design of full adder in quantum-dot cellular automata (qca) technology,” *Microelectronics journal*, vol. 50, pp. 35–43, 2016.
- [120] D. Mokhtari, A. Rezai, H. Rashidi, F. Rabiei, S. Emadi, and A. Karimi, “Design of novel efficient full adder architecture for quantum-dot cellular automata technology,” *Facta Universitatis, Series: Electronics and Energetics*, vol. 31, no. 2, pp. 279–285, 2018.
- [121] N. Safoev and J.-C. Jeon, “Compact rca based on multilayer quantum-dot cellular automata,” in *Information Systems Design and Intelligent Applications: Proceedings of Fourth International Conference INDIA 2017*, pp. 515–524, Springer, 2018.
- [122] J. Maharaj and S. Muthurathinam, “Effective rca design using quantum dot cellular automata,” *Microprocessors and Microsystems*, vol. 73, p. 102964, 2020.
- [123] S. Kumar K *et al.*, “Design of area-delay efficient adder based circuits in quantum dot cellular automata,” *International Journal on Intelligent Electronics Systems*, vol. 9, no. 2, 2015.
- [124] F. Ahmad, G. M. Bhat, and P. Z. Ahmad, “Novel adder circuits based on quantum-dot cellular automata (qca),” *Circuits and Systems*, vol. 2014, 2014.

- [125] T. Rani, S. Karmakar, A. A. Metri, and P. Sharan, “Comparative study of half adder and subtractor circuits based on quantum-dot cellular automata (qca),” in *International Conference on Advances in Computer & Communication Engineering*, vol. 3 Issue 3, pp. 61–67, 2015.
- [126] S. Angizi, E. Alkaldy, N. Bagherzadeh, and K. Navi, “Novel robust single layer wire crossing approach for exclusive or sum of products logic design with quantum-dot cellular automata,” *Journal of Low Power Electronics*, vol. 10, no. 2, pp. 259–271, 2014.
- [127] D. Abedi, G. Jaberipur, and M. Sangsefidi, “Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover,” *IEEE transactions on nanotechnology*, vol. 14, no. 3, pp. 497–504, 2015.
- [128] S. R. Heikalabad, M. N. Asfestani, and M. Hosseinzadeh, “A full adder structure without cross-wiring in quantum-dot cellular automata with energy dissipation analysis,” *The Journal of Supercomputing*, vol. 74, pp. 1994–2005, 2018.
- [129] F. Ahmad, G. M. Bhat, H. Khademolhosseini, S. Azimi, S. Angizi, and K. Navi, “Towards single layer quantum-dot cellular automata adders based on explicit interaction of cells,” *Journal of Computational Science*, vol. 16, pp. 8–15, 2016.
- [130] A. Sandhu and S. Gupta, “Performance evaluation of an efficient five-input majority gate design in qca nanotechnology,” *Iranian Journal of Science and Technology, Transactions of Electrical Engineering*, pp. 1–12, 2019.
- [131] N. Moosavi, K. Navi, and V. Aghazarian, “Ultra-low cost full adder cell using the nonlinear effect in four-input quantum dot cellular automata majority gate,” *International Journal of Nonlinear Analysis and Applications*, vol. 11, no. 2, pp. 1–16, 2020.
- [132] T. N. Sasamal, A. Mohan, and A. K. Singh, “Optimal realization of full adder in qca using 5-input majority gate,” in *2020 International Conference on Industry 4.0 Technology (I4Tech)*, pp. 203–206, IEEE, 2020.
- [133] M. Vahabi, A. N. Bahar, A. Otsuki, and K. A. Wahid, “Ultra-low-cost design of ripple carry adder to design nanoelectronics in qca nanotechnology,” *Electronics*, vol. 11, no. 15, p. 2320, 2022.

- [134] F. Danehdaran, S. Angizi, M. Bagherian Khosroshahy, K. Navi, and N. Bagherzadeh, “A combined three and five inputs majority gate-based high performance coplanar full adder in quantum-dot cellular automata,” *International Journal of Information Technology*, vol. 13, pp. 1165–1177, 2021.
- [135] B. Hasani and N. J. Navimipour, “A new design of a carry-save adder based on quantum-dot cellular automata,” *Iranian Journal of Science and Technology, Transactions of Electrical Engineering*, pp. 1–7, 2021.
- [136] W. Liu, L. Lu, M. O’Neill, and E. E. Swartzlander, “Design rules for quantum-dot cellular automata,” in *2011 IEEE International Symposium of Circuits and Systems (ISCAS)*, pp. 2361–2364, IEEE, 2011.
- [137] M. Patidar and N. Gupta, “Efficient design and implementation of a robust coplanar crossover and multilayer hybrid full adder–subtractor using qca technology,” *The Journal of Supercomputing*, pp. 1–23, 2021.
- [138] H. Khajehnasir-Jahromi, P. Torkzadeh, and M. Dousti, “Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits,” *Frontiers of Information Technology & Electronic Engineering*, vol. 23, no. 8, pp. 1264–1276, 2022.
- [139] S. Seyedi and B. Pourghebleh, “A new design for 4-bit rca using quantum cellular automata technology,” *Optical and Quantum Electronics*, vol. 55, no. 1, p. 11, 2023.
- [140] H. Chugh and S. Singh, “Efficient co-planar adder designs in quantum dot cellular automata: Energy and cost optimization with crossover elimination,” *Integration*, vol. 94, p. 102103, 2024.
- [141] M. K. Hassan, N. M. Nahid, A. N. Bahar, M. M. R. Bhuiyan, M. Abdullah-Al-Shafi, and K. Ahmed, “Dataset demonstrating the temperature effect on average output polarization for qca based reversible logic gates,” *Data in Brief*, vol. 13, pp. 713–716, 2017.
- [142] S. Hashemi, M. Tehrani, and K. Navi, “An efficient quantum-dot cellular automata full-adder,” *Scientific Research and Essays*, vol. 7, no. 2, pp. 177–189, 2012.

- [143] T. N. Sasamal, A. K. Singh, and U. Ghanekar, “Efficient design of coplanar ripple carry adder in qca,” *IET Circuits, Devices & Systems*, vol. 12, no. 5, pp. 594–605, 2018.
- [144] V. Pudi and K. Sridharan, “Low complexity design of ripple carry and brent–kung adders in qca,” *IEEE Transactions on nanotechnology*, vol. 11, no. 1, pp. 105–119, 2011.
- [145] N. Moosavi, K. Navi, and V. Aghazarian, “Ultra-low cost full adder cell using the nonlinear effect in four-input quantum dot cellular automata majority gate,” *International Journal of Nonlinear Analysis and Applications*, vol. 11, no. 2, pp. 1–16, 2020.
- [146] S. Sayedsalehi, M. H. Moaiyeri, and K. Navi, “Novel efficient adder circuits for quantum-dot cellular automata,” *Journal of Computational and Theoretical Nanoscience*, vol. 8, no. 9, pp. 1769–1775, 2011.
- [147] H. Cho and E. E. Swartzlander, “Adder designs and analyses for quantum-dot cellular automata,” *IEEE Transactions on Nanotechnology*, vol. 6, no. 3, pp. 374–383, 2007.
- [148] I. Hänninen and J. Takala, “Binary adders on quantum-dot cellular automata,” *Journal of Signal Processing Systems*, vol. 58, pp. 87–103, 2010.
- [149] L. Wang and G. Xie, “Novel designs of full adder in quantum-dot cellular automata technology,” *The Journal of Supercomputing*, vol. 74, pp. 4798–4816, 2018.
- [150] S.-S. Ahmadpour, N. J. Navimipour, M. Mosleh, A. N. Bahar, and S. Yalcin, “A nano-scale n-bit ripple carry adder using an optimized xor gate and quantum-dots technology with diminished cells and power dissipation,” *Nano Communication Networks*, vol. 36, p. 100442, 2023.
- [151] V. A. Qureshi, A. Khan, and R. Arya, “Efficient adders for nano computing: an approach using qca,” *Physica Scripta*, vol. 100, no. 1, p. 015019, 2024.
- [152] D. De and J. C. Das, “Design of novel carry save adder using quantum dot-cellular automata,” *Journal of computational science*, vol. 22, pp. 54–68, 2017.

- [153] M. Amiri, M. Dousti, and M. Mohammadi, “Design and implementation of carry-save adder using quantum-dot cellular automata,” *The Journal of Supercomputing*, vol. 80, no. 2, pp. 1554–1567, 2024.
- [154] N. Pathak, N. K. Misra, B. K. Bhoi, and S. Kumar, “Optimization of parameters of adders and barrel shifter based on emerging qca technology,” *Radioelectronics and Communications Systems*, vol. 64, no. 10, pp. 535–547, 2021.
- [155] S.-S. Ahmadpour and N. J. Navimipour, “A new nano-design of 16-bit carry look-ahead adder based on quantum technology,” *Physica Scripta*, vol. 98, no. 12, p. 125108, 2023.
- [156] H. Cho and E. E. Swartzlander, “Adder and multiplier design in quantum-dot cellular automata,” *IEEE Transactions on Computers*, vol. 58, no. 6, pp. 721–727, 2009.
- [157] N. J. Navimipour, S.-S. Ahmadpour, and S. Yalcin, “A nano-scale arithmetic and logic unit using a reversible logic and quantum-dots,” *The Journal of Supercomputing*, vol. 80, no. 1, pp. 395–412, 2024.
- [158] S.-S. Ahmadpour, N. J. Navimipour, M. Mosleh, A. N. Bahar, and S. Yalcin, “A nano-scale n-bit ripple carry adder using an optimized xor gate and quantum-dots technology with diminished cells and power dissipation,” *Nano Communication Networks*, vol. 36, p. 100442, 2023.
- [159] S. Kassa, N. K. Misra, S. S. Ahmadpour, V. Lamba, and N. Vadthiya, “A novel design of coplanar 8-bit ripple carry adder using field-coupled quantum-dot cellular automata nanotechnology,” *The European Physical Journal Plus*, vol. 138, no. 8, p. 731, 2023.
- [160] V. Pooja, B. Premananda, and G. S. Ramesh, “Design of compact vedic multiplier for high performance circuits,” in *2018 3rd IEEE international conference on recent trends in electronics, information & communication technology (RTE-ICT)*, pp. 1168–1172, IEEE, 2018.
- [161] A. N. Bahar and K. A. Wahid, “Design of qca-serial parallel multiplier (qspm) with energy dissipation analysis,” *IEEE transactions on circuits and systems II: express briefs*, vol. 67, no. 10, pp. 1939–1943, 2019.

- [162] K. Kim, K. Wu, and R. Karri, “The robust qca adder designs using composable qca building blocks,” *IEEE transactions on computer-aided design of integrated circuits and systems*, vol. 26, no. 1, pp. 176–183, 2006.
- [163] A. Majeed and E. Alkaldy, “High-performance adder using a new xor gate in qca technology,” *The Journal of Supercomputing*, vol. 78, no. 9, pp. 11564–11579, 2022.
- [164] B. Sen, M. Dutta, R. Mukherjee, R. K. Nath, A. P. Sinha, and B. K. Sikdar, “Towards the design of hybrid qca tiles targeting high fault tolerance,” *Journal of Computational Electronics*, vol. 15, no. 2, pp. 429–445, 2016.
- [165] K. Negahdar, M. Mosleh, S.-S. Ahmadpour, N. J. Navimipour, and A. Shahrbanooonezhad, “Toward implementing robust quantum logic circuits using effectual fault-tolerant majority voter gate,” *Materials Science and Engineering: B*, vol. 301, p. 117161, 2024.
- [166] S. Srivastava, S. Sarkar, and S. Bhanja, “Estimation of upper bound of power dissipation in qca circuits,” *IEEE transactions on nanotechnology*, vol. 8, no. 1, pp. 116–127, 2008.
- [167] P. D. Tougaw and C. S. Lent, “Dynamic behavior of quantum cellular automata,” *Journal of Applied Physics*, vol. 80, no. 8, pp. 4722–4736, 1996.
- [168] J. Timler and C. S. Lent, “Power gain and dissipation in quantum-dot cellular automata,” *journal of applied physics*, vol. 91, no. 2, pp. 823–831, 2002.
- [169] K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, “Qcadesigner: A rapid design and simulation tool for quantum-dot cellular automata,” *IEEE transactions on nanotechnology*, vol. 3, no. 1, pp. 26–31, 2004.
- [170] B. Yang and S. Afrooz, “A new coplanar design of multiplier based on nanoscale quantum-dot cellular automata,” *International Journal of Theoretical Physics*, vol. 58, pp. 3364–3374, 2019.
- [171] I. Hanninen and J. Takala, “Pipelined array multiplier based on quantum-dot cellular automata,” in *2007 18th European Conference on Circuit Theory and Design*, pp. 938–941, IEEE, 2007.

- [172] A. Yan, X. Li, R. Liu, Z. Huang, P. Girard, and X. Wen, “Designs of array multipliers with an optimized delay in quantum-dot cellular automata,” *Electronics*, vol. 12, no. 14, p. 3189, 2023.
- [173] L. Lu, W. Liu, M. O’Neill, and E. E. Swartzlander Jr, “Qca systolic matrix multiplier,” in *2010 IEEE Computer Society Annual Symposium on VLSI*, pp. 149–154, IEEE, 2010.
- [174] B. K. Bhoi, N. K. Misra, M. Pradhan, and R. Rout, “Synthesis methods of baugh-wooley multiplier and non-restoring divider to enhance primitive’s results of qca circuits,” in *Smart Intelligent Computing and Applications: Proceedings of the Second International Conference on SCI 2018, Volume 1*, pp. 237–245, Springer, 2019.
- [175] H. Kamrani and S. R. Heikalabad, “Design and implementation of multiplication algorithm in quantum-dot cellular automata with energy dissipation analysis,” *The Journal of Supercomputing*, vol. 77, pp. 5779–5805, 2021.
- [176] K. Walus, G. Jullien, and V. Dimitrov, “Computer arithmetic structures for quantum cellular automata,” in *The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003*, vol. 2, pp. 1435–1439, IEEE, 2003.
- [177] A. Chudasama and T. N. Sasamal, “Implementation of 4×4 vedic multiplier using carry save adder in quantum-dot cellular automata,” in *2016 International conference on communication and signal processing (ICCSP)*, pp. 1260–1264, IEEE, 2016.
- [178] S. Jana, R. Sultana, R. Metia, K. Chakrabarti, and A. Sarkar, “Innovative technique for generation of x-ray based on molecular quantum harmonic oscillator and subsequent application in determination of carcinoma of lungs and breast cells using gold nanowire network,” *African Journal of Biomedical Research*, vol. 27, no. 3S, pp. 7062–7076, 2024.
- [179] C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, “Quantum cellular automata,” *Nanotechnology*, vol. 4, no. 1, p. 49, 1993.
- [180] R. Landauer, “Irreversibility and heat generation in the computing process,” *IBM journal of research and development*, vol. 5, no. 3, pp. 183–191, 1961.

- [181] C. H. Bennett, “Logical reversibility of computation,” *IBM journal of Research and Development*, vol. 17, no. 6, pp. 525–532, 1973.
- [182] V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes, “Synthesis of reversible logic circuits,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 22, no. 6, pp. 710–722, 2003.
- [183] H. Bhagyalakshmi and M. Venkatesha, “Optimized multiplier using reversible multi-control input toffoli gates,” *International Journal of VLSI Design & Communication Systems*, vol. 3, no. 6, p. 27, 2012.
- [184] D. Maslov and G. W. Dueck, “Reversible cascades with minimal garbage,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 23, no. 11, pp. 1497–1509, 2004.
- [185] Z. Ariafar and M. Mosleh, “Effective designs of reversible vedic multiplier,” *International Journal of Theoretical Physics*, vol. 58, no. 8, pp. 2556–2574, 2019.
- [186] M. Rashno, M. Haghparast, and M. Mosleh, “A new design of a low-power reversible vedic multiplier,” *International Journal of Quantum Information*, vol. 18, no. 03, p. 2050002, 2020.
- [187] A. Awade, P. Jain, S. Hemavathy, and V. Kanchana Bhaaskaran, “Design of vedic multiplier using reversible logic gates,” in *Advances in Electrical and Computer Technologies: Select Proceedings of ICAECT 2020*, pp. 435–448, Springer, 2021.
- [188] U. Swathi and U. Smitha, “Implementation and performance evaluation of various reversible vedic multiplier architectures for reversible digital filters,” in *Recent Trends in Electronics and Communication: Select Proceedings of VCAS 2020*, pp. 927–947, Springer, 2022.
- [189] E. PourAliAkbar, K. Navi, M. Haghparast, and M. Reshadi, “Novel optimum parity-preserving reversible multiplier circuits,” *Circuits, Systems, and Signal Processing*, vol. 39, pp. 5148–5168, 2020.

- [190] T. A. Rather, S. Ahmed, and V. Kakkar, “Modelling and simulation of a reversible quantum logic based 4×4 multiplier design for nanotechnology applications,” *International Journal of Theoretical Physics*, vol. 59, no. 1, pp. 57–67, 2020.
- [191] H. Chugh and S. Singh, “Systematic exploration of n-bit vedic multipliers: A roadmap of technological approaches in pursuit of future trends,” *Nano Communication Networks*, p. 100529, 2024.
- [192] H. Chugh and S. Singh, “An energy and cost-effective realization of high-performance single-layer vedic multiplier in quantum-dot cellular automata,” *Physica Scripta*, vol. 100, no. 6, p. 065112, 2025.
- [193] D. Ajitha, M. Zohaib, F. Ahmad, K. Zaman, and S. Prabin, “An efficient qca-based alu design for low-power medical iot system,” *Sustainable Computing: Informatics and Systems*, p. 101203, 2025.
- [194] M. Zohaib, S.-S. Ahmadpour, H. Rasmi, A. Khan, and N. J. Navimipour, “A low-latency and area-efficient qca-based alu design for next-generation digital sustainable systems,” *Sustainable Computing: Informatics and Systems*, p. 101204, 2025.
- [195] R. Faraji and A. Rezai, “Design of a multilayer reversible alu in qca technology,” *The Journal of Supercomputing*, vol. 80, no. 12, pp. 17135–17158, 2024.
- [196] S.-S. Ahmadpour, N. J. Navimipour, N. U. Ain, F. Kerestecioglu, S. Yalcin, D. B. Avval, and M. Hosseinzadeh, “Design and implementation of a nano-scale high-speed multiplier for signal processing applications,” *Nano Communication Networks*, vol. 41, p. 100523, 2024.
- [197] J. C. Das and D. De, “Computational fidelity in reversible quantum-dot cellular automata channel routing under thermal randomness,” *Nano communication networks*, vol. 18, pp. 17–26, 2018.
- [198] M. Vahabi, E. Rahimi, P. Lyakhov, A. N. Bahar, K. A. Wahid, and A. Otsuki, “Novel quantum-dot cellular automata-based gate designs for efficient reversible computing,” *Sustainability*, vol. 15, no. 3, p. 2265, 2023.

- [199] M. Patidar, D. A. Kumar, P. William, G. B. Loganathan, A. M. Billah, and G. Manikandan, “Optimized design and investigation of novel reversible toffoli and peres gates using qca techniques,” *Measurement: Sensors*, vol. 32, p. 101036, 2024.
- [200] T. N. Sasamal, A. K. Singh, and U. Ghanekar, “Toward efficient design of reversible logic gates in quantum-dot cellular automata with power dissipation analysis,” *International Journal of Theoretical Physics*, vol. 57, pp. 1167–1185, 2018.
- [201] A. Roy, A. D. Singh, A. Saha, S. Saha, V. Gupta, Z. Qingyi, S. Bhattacharya, and S. Bhattacharjee, “A novel design of reversible gate using quantum-dot cellular automata (qca),” in *2020 IEEE 1st International Conference for Convergence in Engineering (ICCE)*, pp. 110–115, IEEE, 2020.
- [202] K. Manochehri, M. Khosraviani, and S. Mirshafiee, “A regular architecture for a low-quantum-cost n-bit multiplier,” *Computers and Electrical Engineering*, vol. 114, p. 109061, 2024.
- [203] S. M. Shahidi and S. Etemadi Borujeni, “A fault-tolerant and scalable column-wise reversible quantum multiplier with a reduced size,” *Quantum Information Processing*, vol. 22, no. 4, p. 166, 2023.
- [204] D. Krishnaveni, K. Supriya, H. Suhas, N. Varshini, R. Sushma, *et al.*, “The 24×24 reversible vedic multiplier,” in *2021 IEEE Mysore Sub Section International Conference (MysuruCon)*, pp. 378–385, IEEE, 2021.
- [205] M. Vahabi, P. Lyakhov, A. N. Bahar, and K. A. Wahid, “Design and implementation of new coplanar fa circuits without not gate and based on quantum-dot cellular automata technology,” *Applied Sciences*, vol. 11, no. 24, p. 12157, 2021.
- [206] G. Kanda and K. Ryoo, “Vedic multiplier-based international data encryption algorithm crypto-core for efficient hardware multiphase encryption design,” *Webology*, vol. 19, 2022.
- [207] C. Poomagal, G. Sathish Kumar, and D. Mehta, “Revisiting the ecm-keem protocol with vedic multiplier for enhanced speed on fpga platforms,” *Journal of Ambient Intelligence and Humanized Computing*, pp. 1–11, 2021.

- [208] J. Renita, N. Asokan, *et al.*, “Implementation and performance analysis of elliptic curve cryptography using an efficient multiplier,” *JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE*, vol. 22, pp. 53–60, 2022.
- [209] C. Arul Murugan, P. Karthigaikumar, and S. Sathya Priya, “Fpga implementation of hardware architecture with aes encryptor using sub-pipelined s-box techniques for compact applications,” *Automatika*, vol. 61, pp. 682–693, 2020.
- [210] V. Senthilkumar, S. Ravindrakumar, D. Nithya, and N. Kousik, “A vedic mathematics based processor core for discrete wavelet transform using finfet and cntfet technology for biomedical signal processing,” *Microprocessors and Microsystems*, vol. 71, p. 102875, 2019.
- [211] N. Gaur, P. Kumar, and A. Mehra, “Design and analysis of high performance and low power fft for dsp datapath using vedic multipliers,” *International Journal of Electronics Letters*, vol. 10, pp. 188–199, 2022.
- [212] V. D. Christilda and A. Milton, “Speed, power and area efficient 2d fir digital filter using vedic multiplier with predictor and reusable logic,” *Analog Integrated Circuits and Signal Processing*, vol. 108, pp. 323–333, 2021.
- [213] C. Padma, P. Jagadamba, and P. R. Reddy, “Design of fft processor using low power vedic multiplier for wireless communication,” *Computers & Electrical Engineering*, vol. 92, p. 107178, 2021.
- [214] N. Gaur, P. Kumar, and A. Mehra, “Design and analysis of high performance and low power fft for dsp datapath using vedic multipliers,” *International Journal of Electronics Letters*, vol. 10, pp. 188–199, 2022.
- [215] N. M. Priya, C. B. Thangammal, R. Seshasayanan, and S. Radley, “High performance fir filter based on vedic mathematics,” *International Journal of System Assurance Engineering and Management*, vol. 14, no. 3, pp. 829–835, 2023.
- [216] S. Janwadkar and R. Dhavse, “Asic implementation of ecg denoising fir filter by using hybrid vedic-wallace tree multiplier,” *International Journal of Circuit Theory and Applications*, vol. 52, no. 4, pp. 1621–1646, 2024.

- [217] S. Janwadkar and R. Dhavse, “Asic design of power and area efficient programmable fir filter using optimized urdhva-tiryagbhyam multiplier for impedance cardiography,” *Microprocessors and Microsystems*, p. 105048, 2024.
- [218] M. Sumalatha, P. V. Naganjaneyulu, and K. S. Prasad, “Low power and low area vlsi implementation of vedic design fir filter for ecg signal de-noising,” *Microprocessors and Microsystems*, vol. 71, p. 102883, 2019.
- [219] J. Prasad, D. M. Geetha, and K. Srinivasan, “Experimental setup of stretchable arid dry pad sensors for the signal acquisition fir filter design using vedic approach,” *Measurement*, vol. 141, pp. 209–216, 2019.
- [220] D. Lachireddy and S. Ramesh, “Power and delay efficient alu using vedic multiplier,” in *Advances in Electrical and Computer Technologies: Select Proceedings of ICAECT 2019*, pp. 703–711, Springer, 2020.
- [221] C. R. S. Hanuman, J. Kamala, and A. Aruna, “Implementation of high precision/low latency fp divider using urdhva-tiryakbhyam multiplier for soc applications,” *Design Automation for Embedded Systems*, vol. 24, pp. 111–125, 2020.
- [222] S. Shetkar and S. Koli, “Vedic mathematics based squaring circuit using 32nm technology,” *Journal of Data Acquisition and Processing*, vol. 38, p. 3996, 2023.
- [223] P. Agnihotri and P. A. Mittal, “A novel approach of true random issue generation using vedic multiplier,” *Journal of Pharmaceutical Negative Results*, pp. 4908–4915, 2022.
- [224] V. Saminathan, P. Jagadesh, E. Sathosh Kumarr, S. Sathish, and S. Sivasankaran, “Implementation of 16-bit vedic multiplier in alu using verilog,” *Annals of the Romanian Society for Cell Biology*, pp. 9968–9975, 2021.
- [225] K. Rayudu, D. Jahagirdar, and P. S. Rao, “Modern design and testing of high speed vedic alu controller using vedic algorithms,” *Journal of The Institution of Engineers (India): Series B*, vol. 104, pp. 221–230, 2023.
- [226] S. S. Shanmukh, S. Kolangiammal, S. V. Suryakala, G. M. Sekhar, and S. R. Mourya, “Design of 32-bit mac unit using fast adders and vedic multiplier,” in *AIP Conference Proceedings*, vol. 2603, p. 030013, AIP Publishing, 2023.

- [227] M. Sharook Salman and K. Yogeshwaran, “Ppa based mac unit using vedic multiplier and xor logic,” in *Deep Sciences for Computing and Communications: First International Conference, IconDeepCom 2022, Chennai, India, March 17–18, 2022, Revised Selected Papers*, pp. 287–299, Springer, 2023.
- [228] A. Mamdouh, M. Mjema, G. Yemiscioglu, S. Kondo, and A. Muhtaroglu, “Design of efficient ai accelerator building blocks in quantum-dot cellular automata (qca),” *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 12, pp. 703–712, 2022.
- [229] A. A. Bharadwaj, K. Manu, D. Upadhy, P. Prabhavathi, L. Bhaskar, and D. P. Patel, “Implementation of a 32-bit mac unit in aisc flow using vedic multiplier and csa,” in *2024 International Conference on Intelligent and Innovative Technologies in Computing, Electrical and Electronics (IITCEE)*, pp. 1–4, IEEE, 2024.
- [230] T. Padmavathy, S. Saravanan, and M. Vimalkumar, “Partial product addition in vedic design-ripple carry adder design fir filter architecture for electro cardio-gram (ecg) signal de-noising application,” *Microprocessors and Microsystems*, vol. 76, p. 103113, 2020.
- [231] M. Arulkumar and M. Chandrasekaran, “An improved vlsi design of the alu based fir filter for biomedical image filtering application,” *Current Medical Imaging*, vol. 17, pp. 276–287, 2021.
- [232] N. A. Manga, G. Pradeep Kumar, and V. Satyanarayana Tallapragada, “Fpga design of arithmetic optimised apt-vdf using reusable vedic multiplier with simplified combinational logics for medical signal denoising,” *International Journal of Electronics*, pp. 1–22, 2022.

List of Publications

SCI/SCIE Journals (Accepted and published):

1. **Hemanshi Chugh** and Sonal Singh (2026). Robust Coplanar Designs of Reversible Peres and BVPPG Gate in QCA Framework for Highly Efficient Vedic Multiplier Implementations, *Physica Scripta*, 101, 245909.
(IOP Publishing, Impact Factor 2.6)
DOI: <https://doi.org/10.1088/1402-4896/ae783d>
2. **Hemanshi Chugh** and Sonal Singh (2025). Thermally stable and cost-efficient QCA-based co-planar design of a 4-Bit CSA with optimized cell size scaling, *Analog Integrated Circuits and Signal Processing*, 125(2), p.37.
(Springer, Impact Factor 1.4)
DOI: 10.1007/s10470-025-02510-0
3. **Hemanshi Chugh** and Sonal Singh (2025). An energy and cost-effective realization of high-performance single-layer vedic multiplier in quantum-dot cellular automata, *Physica Scripta*, 100, 065112.
(IOP Publishing, Impact Factor 2.6)
DOI: 10.1088/1402-4896/add2ae
4. **Hemanshi Chugh** and Sonal Singh (2025). Efficient quantum-dot adder optimization and analysis for future circuits, *International Journal of Electronics*, 112(9), 2006-2026.
(Taylor & Francis, Impact Factor 1.2)
DOI: 10.1080/00207217.2024.2408799
5. **Hemanshi Chugh** and Sonal Singh (2024). Systematic exploration of N-Bit Vedic multipliers: A roadmap of technological approaches in pursuit of future trends. *Nano Communication Networks*, 100529.
(Elsevier, Impact Factor 2.9)
DOI: 10.1016/j.nancom.2024.100529
6. **Hemanshi Chugh** and Sonal Singh (2024). Efficient co-planar adder designs in quantum dot cellular automata: Energy and cost optimization with crossover elimination, *Integration*, 94, p.102103.

(Elsevier, Impact Factor 2.2)

DOI: 10.1016/j.vlsi.2023.102103

IEEE International Conferences

1. **Hemanshi Chugh**, and Sonal Singh, “Design and implementation of a high-performance 4-bit Vedic multiplier using a novel 5-bit adder in 90 nm technology” in 2022 10th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions)(ICRITO), 2022, pp. 1-6, IEEE.

DOI: 10.1109/ICRITO56286.2022.9964936

2. **Hemanshi Chugh**, and Sonal Singh, “Parametrical analysis and thermal sensitivity study of 8-bit Vedic multiplier”, In 2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT), 2023, pp. 1-6, IEEE.

DOI: 10.1109/ICCCNT56998.2023.10306486



DELHI TECHNOLOGICAL UNIVERSITY

formerly Delhi College of Engineering
Shahbad Daulatpur, Main Bawana Road,
Delhi-110042

Plagiarism Verification

Thesis Title: Design and Performance Optimization of Nano Scale Vedic Multiplier Architecture

Name of the Scholar: Hemanshi Chugh

Supervisor: Dr. Sonal Singh

Designation: Assistant Professor

Department: Electronics and Communication Engineering

This is to report that the above thesis was scanned for similarity detection. Process and outcomes are given below:

Software Used: Turnitin

Submission ID: 2718569214

Similarity Index: 35%

Self-Publication(s) Similarity Index: 29%

Final Total Similarity Index: 6%

Total Word Count: 52,529

Date: June 25, 2026

Signature of Supervisor

Signature of Candidate

HEMANSHI CHUGH

ASSISTANT PROFESSOR
GALGOTIAS COLLEGE OF ENGINEERING AND
TECHNOLOGY (GCET, GREATER NOIDA)



CONTACT

+91 9654 644 683

hemanshi.chugh@gmail.com

<https://orcid.org/0000-0002-9324-4383>

<https://www.linkedin.com/in/hemanshi-chugh-561b9a56/>

RESEARCH AREAS

- Low Power VLSI Design
- Quantum Dot Cellular Automata

SKILLS

- QCA Tools: QCAD, QCA Pro, QCAD-E
- Cadence Virtuoso
- Modelsim-Altera (Verilog)
- Tanner TSpice
- FPGA

TEACHING DOMAINS

- VLSI Design
- Digital Electronics

PROFILE

Redefining the paradigms of Low-Power VLSI design, my research drives breakthroughs in nanoscale architectures that pave the way for energy-efficient and scalable computing systems.

Driven by a passion for cutting-edge technologies, I aim to deliver a research-focused teaching approach that accelerates academic growth and fosters innovation within the university.

EDUCATION

DELHI TECHNOLOGICAL UNIVERSITY 2021 - 2025
(THESIS SUBMITTED)

Ph.D. | Department of Electronics & Communication Engineering

Research Focus: Quantum Dot Cellular Automata (QCA) Nanotechnology

CENTRE FOR DEVELOPMENT OF ADVANCED COMPUTING (CDAC), NOIDA | GGSIPU 2014 - 2016

M.Tech (VLSI Design) | 83.8%

GURU TEGH BAHADUR INSTITUTE OF TECHNOLOGY, DELHI | GGSIPU 2010 - 2014

B.Tech (ECE) | 81.3%

ST. GEORGE'S SCHOOL, DELHI | CBSE

Grade 12 | 81.4% | 2010

Grade 10 | 91.6% | 2008

AWARDS AND RECOGNITIONS

COMMENDABLE RESEARCH AWARDS, DTU 2025

WORK EXPERIENCE

DR. AKHILESH DAS GUPTA INSTITUTE OF PROFESSIONAL STUDIES, DELHI | GGSIPU 2017-2021
Assistant Professor | ECE

PROJECTS UNDERTAKEN

M.TECH RESEARCH – HARDWARE-CENTRIC FPGA IMPLEMENTATIONS

FPGA-Based Multiplier Design: Design of Vedic, Booth Encoded Wallace Tree, Baugh Wooley, and Braun Multipliers with ripple carry, carry skip and carry select adders using Verilog HDL, and implemented using Xilinx Spartan 3E FPGA. Baugh Wooley excelled in signed operations, while Braun Multiplier with carry skip adder outperformed Vedic for unsigned operations.

FPGA-Based Sensor System for Biomedical Monitoring: Developed an FPGA-based real-time biomedical monitoring system using I2C and UART protocols, enhancing sensor data acquisition and real-time processing.

PH.D. RESEARCH – SOFTWARE-BASED CIRCUIT OPTIMIZATIONS

Technological Shifts in Multiplier Design and Optimization: Systematic analysis of N-bit Vedic multipliers, exploring front-end and back-end implementations highlighting the paradigm shift from CMOS to novel Quantum Dot Cellular Automata (QCA), while providing a classified framework for multiplier applications.

CMOS-Based Vedic Multiplier in Cadence Virtuoso: Design and implementation of high performance n-bit Vedic multiplier in 90nm node technology, with a comprehensive analysis of delay, power, and energy-delay product, followed by a thermal sensitivity study across temperature variations.

Quantum Dot Cellular Automata-based Adders: Energy and cost-efficient design of n-bit ripple carry adder using coplanar and multilayer wire schemes in QCADesigner, enhancing circuit efficiency and layout optimization, followed by the development of an efficient carry save adder in QCA, achieving significant improvements in area efficiency, quantum cost, and propagation delay.

Quantum Dot Cellular Automata-Based Multiplier: Design and evaluation of an N-bit Vedic Multiplier, leveraging optimized QCA-based adders to ensure cost and energy efficiency, followed by comprehensive performance assessment using QCADesigner-E and QCAPro softwares.

QCA-Based Reversible Multiplier: Development of an ultra-low-power reversible QCA multiplier with minimal clock cycle delay, focusing on energy dissipation and computational cost optimization for quantum computing architectures, complemented by extensive energy dissipation and performance analysis using QCADesigner-E and QCAPro.

RESEARCH PUBLICATIONS

JOURNAL ARTICLES

Chugh, Hemanshi, and Sonal Singh. "An Investigation with N-bit Vedic Multipliers: Systematic Literature Review, Classification, and Current Trends." **Nano Communication Networks** (2024): 100529. (Elsevier, Impact Factor 2.9, SCI)

Chugh, Hemanshi, and Sonal Singh. "Efficient co-planar adder designs in quantum dot cellular automata: Energy and cost optimization with crossover elimination." **Integration**, 94 (2024): 102103. (Elsevier, Impact Factor 2.2, SCI)

Chugh, Hemanshi, and Sonal Singh. "Efficient Quantum-Dot Adder Optimization and Analysis for Future Circuits." **International Journal of Electronics** (2024): 1-21. (Taylor & Francis, Impact Factor 1.3, SCIE)

Chugh, Hemanshi, and Sonal Singh. "An Energy and Cost-Effective Realization of High-performance Single-layer Vedic Multiplier in Quantum-Dot Cellular Automata." **Physica Scripta**, 100(6) (2025): 065112. (IOP Science, Impact Factor 2.6, SCIE)

Chugh, Hemanshi, and Sonal Singh. "Thermally Stable and Cost-Efficient QCA-Based Co-Planar Design of a 4-Bit CSA with Optimized Cell Size Scaling", **Analog Integrated Circuits and Signal Processing**, 125.2 (2025): 34. (Springer, Impact Factor 1.4, SCIE)

Chugh, Hemanshi, and Sonal Singh. "Robust Coplanar Designs of Reversible Peres and BVPPG Gate in QCA Framework for Highly Efficient Vedic Multiplier Implementations", **Physica Scripta**, 101 (2026): 245909. (IOP Science, Impact Factor 2.6, SCIE)

Chugh, Hemanshi, Mukesh Patidar, Seyed-Sajad Ahmadpour, and Muhammad Zohaib. "Energy-efficient code conversion using quantum-dot nano-architectures for Internet of Things (IoT) applications." **The Journal of Supercomputing**, 82, no. 2 (2026): 59. (Springer, Impact Factor 2.7, SCIE)

Payal, Ravi, Udit Kapoor, and Hemanshi Chugh. "Design and Implementation of Speed Efficient Vedic Multiplier using Verilog", **International Journal of Scientific Research and Education** (2015): 4752-4758. (Scopus Indexed)

Chugh, Hemanshi. "Designing various types of multipliers and their implementation on FPGA." **Journal of Emerging Technologies and Innovative Research (JETIR)** (2019): 1066-1070. (Scopus Indexed)

RESEARCH PUBLICATIONS

BOOK CHAPTER | SCI

Chugh, Hemanshi, and Sonal Singh. "Machine learning applications in rational drug discovery." **Drug Design Using Machine Learning** (2022): 97-116. (Wiley Online Library)

CONFERENCES

Chugh, Hemanshi, and Sonal Singh. "Parametrical Analysis and Thermal Sensitivity Study of 8-bit Vedic Multiplier." 2023 14th **International Conference on Computing Communication and Networking Technologies** (ICCCNT). IEEE, 2023.

Chugh, Hemanshi, and Sonal Singh. "Design and Implementation of a High-Performance 4-bit Vedic Multiplier Using a Novel 5-bit Adder in 90nm Technology." 2022 10th **International Conference on Reliability, Infocom Technologies and Optimization** (Trends and Future Directions) (ICRITO). IEEE, 2022

Chugh, Hemanshi. "FPGA Based Sensor System for Bio-Medical Monitoring using I2C and UART Protocol." **National Conference on Electronics, Communication and Computation**, 2020.

REFERENCES

Dr. Sonal Singh

Assistant Professor, Department of Electronics and Communication Engineering
Delhi Technological University, India-110042

Contact: +91-9717610058

Email: sonalsingh@dtu.ac.in

Prof. (Dr.) Neeta Pandey

Professor, Department of Electronics and Communication Engineering
Delhi Technological University, India-110042

Contact: +91-9868780900

Email: n66pandey@rediffmail.com

Dr. Rohit Kumar

Assistant Professor, Department of Electronics and Communication Engineering
Delhi Technological University, India-110042

Contact: +91-9312722617

Email: rohit.kumar@dtu.ac.in