

DESIGN AND PERFORMANCE IMPROVEMENT OF GALLIUM NITRIDE HIGH ELECTRON MOBILITY TRANSISTORS FOR POWER ELECTRONICS APPLICATIONS

**Thesis Submitted
In Partial Fulfilment of the Requirements
for the Degree of**

DOCTOR OF PHILOSOPHY

in

Electronics and Communication Engineering

by

TANVIKA GARG
(Roll No.: 2K21/PHDEC/06)

**Under the supervision of
Dr. SUMIT KALE
Assistant Professor, ECE Department, DTU, Delhi**



**To the
Department of Electronics and Communication Engineering**

**DELHI TECHNOLOGICAL UNIVERSITY
(Formerly Delhi College of Engineering)
Shahbad Daulatpur, Main Bawana Road, Delhi-110042, India
December, 2025**

**© DELHI TECHNOLOGICAL UNIVERSITY, DELHI,
2025
ALL RIGHTS RESERVED**

ACKNOWLEDGEMENT

I am deeply grateful to those who have supported me throughout this journey, making it both meaningful and fulfilling. This dissertation marks not just an achievement but the beginning of a new chapter.

First and foremost, I thank the Almighty for His blessings, strength, and guidance. My heartfelt gratitude goes to my supervisor, **Dr. Sumit Kale**, from the Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, for his invaluable mentorship, encouragement, and insightful guidance. His patience and belief in my work have been instrumental in my research.

I extend my sincere appreciation to my doctoral committee members for their valuable feedback and to **Prof. Neeta Pandey**, Head of the Department of Electronics and Communication Engineering and **Prof. O. P. Verma**, Former Head of the Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, along with the faculty and staff, for their continuous support. I am also thankful to **Delhi Technological University** for providing essential resources and a conducive research environment.

A special thanks to my colleagues and friends — **Dr. Shivani, Mr. Vishal, Dr. Palak, Mr. Rohit, Ms. Aparna, and Ms. Shabana** —for their encouragement and support.

This thesis is dedicated to my parents, **Mr. Ramesh Garg** and **Mrs. Neeta Garg**, and my twin sister, **Ms. Tulika Garg**, whose unwavering love and support have been my greatest strength. Lastly, my sincere gratitude to all friends, mentors, and well-wishers who have contributed to this journey.

Tanvika Garg



DELHI TECHNOLOGICAL UNIVERSITY

Formerly Delhi College of Engineering

Shahbad Daulatpur, Main Bawana Road, Delhi –42

CANDIDATE'S DECLARATION

I, **Tanvika Garg**, hereby certify that the work which is being presented in the thesis entitled **Design and Performance Improvement of Gallium Nitride High Electron Mobility Transistors for Power Electronics Applications** in partial fulfillment of the requirements for the award of the Degree of Doctor of Philosophy, submitted in the **Department of Electronics and Communication Engineering**, Delhi Technological University is an authentic record of my own work carried out during the period from **August 2021** to **June 2025** under the supervision of **Dr. Sumit Kale**.

The matter presented in the thesis has not been submitted by me for the award of any other degree of this or any other Institute.

Candidate's Signature

This is to certify that the student has incorporated all the corrections suggested by the examiners in the thesis and the statement made by the candidate is correct to the best of our knowledge.

Signature of Supervisor

Signature of External Examiner



DELHI TECHNOLOGICAL UNIVERSITY

Formerly Delhi College of Engineering

Shahbad Daultapur, Main Bawana Road, Delhi –42

CERTIFICATE BY THE SUPERVISOR

Certified that **Tanvika Garg** (Enrollment No.: 2K21/PHDEC/06) has carried out their research work presented in this thesis entitled **“Design and Performance Improvement of Gallium Nitride High Electron Mobility Transistors for Power Electronics Applications”**, for the award of **Doctor of Philosophy** from the Department of Electronics and Communication Engineering, Delhi Technological University, under my guidance and supervision. The thesis embodies results of original work, and studies are carried out by the student herself and the contents of the thesis do not form the basis for the award of any other degree to the candidate or to anybody else from this or any other University/Institution.

Dr. Sumit Kale

Supervisor

Department of ECE

Delhi Technological University,

Delhi –110042, India

Place: New Delhi

Date:

Dedicated to my Parents and Twin Sister

*In appreciation of their
unwavering love, support, and encouragement*

DESIGN AND PERFORMANCE IMPROVEMENT OF GALLIUM NITRIDE HIGH ELECTRON MOBILITY TRANSISTORS FOR POWER ELECTRONICS APPLICATIONS

ABSTRACT

Gallium Nitride High Electron Mobility Transistors (GaN HEMTs) have emerged as a pivotal technology in power electronics due to their superior material properties, including a wide bandgap, high electron mobility, and excellent thermal stability. Despite their advantages, key challenges such as gate leakage current, breakdown voltage limitations, and high on-resistance hinder their widespread adoption in high-power applications. This thesis systematically presents novel structural and material engineering approaches to optimize GaN HEMTs for high performance in power electronics applications.

In this thesis, we have designed novel device design techniques for GaN HEMT to improve performance by minimizing gate leakage current, reducing on-resistance, and enhancing breakdown voltage. To reduce gate leakage current, we have introduced MIS and p-GaN structures, Gaussian-doped p-GaN HEMT, and Omega (Ω)-shaped gate p-GaN MIS-HEMT. Additionally, we have presented p-GaN HEMTs with an AlInN/AlN/GaN double heterostructure and an InAlGaN back-barrier to improve on-resistance, as well as stepped AlGaN hybrid buffer GaN HEMTs to enhance breakdown voltage. We have also investigated an analytical model to examine the effects of buffer traps on 2DEG density and gate leakage current, particularly at cryogenic temperatures.

To suppress gate leakage current, an enhancement-mode GaN HEMT with an MIS and p-GaN structure has been designed. By integrating a high-k HfO_2 dielectric layer, this device reduces tunneling effects and improves the threshold voltage while maintaining high drain current performance. In addition, we have introduced a Gaussian-doped p-GaN that incorporates a controlled doping profile in the GaN channel to minimize electric field variations. This approach significantly reduces gate leakage current while improving transconductance and current drive capability. Furthermore, an Omega (Ω)-shaped gate has been introduced in p-GaN MIS-HEMT, demonstrating a significant reduction of gate leakage, enhanced breakdown

voltage, and improved reliability. This is achieved through optimized dielectric stress distribution.

The on-resistance has been reduced by implementing a p-GaN HEMT with an AlInN/AlN/GaN double heterostructure and an InAlGaN back-barrier. The AlInN/GaN interface increases 2DEG density, improving current handling, while the InAlGaN back-barrier confines electrons, enhancing efficiency.

Breakdown voltage and BFOM are enhanced by integrating a stepped AlGaIn hybrid buffer into the p-GaN HEMT. The optimized lower aluminum concentration reduces surface defects, improves breakdown voltage, and decreases leakage current. The design outperforms conventional HB-HEMTs with higher breakdown voltage, improved BFOM, enhanced transconductance, and lower small-signal capacitances.

We have developed an analytical model to examine buffer trap effects and cryogenic temperature on 2DEG density and gate leakage in p-GaN HEMT. It incorporates thermionic emission, Poole-Frenkel emission, and thermally-assisted tunneling to describe leakage mechanisms and analyzes buffer trap influence on Schottky barrier potential drop and electric field distribution. The findings offer key insights for optimizing device structures to suppress leakage current.

The proposed device architectures have been extensively validated using numerical simulations, ensuring their feasibility for real-world power electronics applications. The findings of this thesis contribute to the ongoing evolution of GaN HEMT technology, providing a strong foundation for future research in high-efficiency, high-reliability power semiconductor devices.

LIST OF PUBLICATIONS

SCIE/SCI Indexed Journals

1. **T. Garg** and S. Kale, "Optimization of structural parameters in Omega(Ω) Shaped gate p-GaN MIS-HEMT for performance improvement", **Micro and Nanostructures**, vol. 188, Feb. 2024, doi: 10.1016/j.micrna.2024.207793.
2. **T. Garg** and S. Kale, "A novel p-GaN HEMT with AlInN/AlN/GaN double heterostructure and InAlGaN back-barrier," **Microelectronics Reliability**, vol. 145, 2023, doi: 10.1016/j.microrel.2023.114998.
3. **T. Garg** and S. Kale, "A novel stepped AlGaN hybrid buffer GaN HEMT for power electronics applications," **Microelectronics Reliability**, vol. 149, 2023, doi: 10.1016/j.microrel.2023.115232.
4. **T. Garg** and S. Kale "Analytical Modeling of Buffer Trap Effects on 2DEG Density and Gate Leakage Current in p-GaN HEMT at Cryogenic Temperatures," **Micro and Nanostructures** (Revision Submitted)

International Journal

1. **T. Garg** and S. Kale, "Recent Developments, Reliability Issues, Challenges and Applications of GaN HEMT Technology," in **IEEE Electron Devices Reviews**, vol. 1, no. 1, pp. 16-30, Oct. 2024, doi: 10.1109/EDR.2024.3491716.

IEEE Scopus Indexed Conference

1. **T. Garg** and S. Kale, "A Novel Enhancement Mode GaN HEMT with MIS and p-GaN structure," **2024 IEEE 9th International Conference for Convergence in Technology (I2CT)**, Pune, India, 2024, pp. 1-3, doi: 10.1109/I2CT-61223.2024.10543334.
2. **T. Garg** and S. Kale, "A Gaussian Doped p-GaN HEMT for Power Electronics Application," **2024 IEEE Third International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)**, Delhi, India, 2024, pp. 1007-1010, doi: 10.1109/ICPEICES62430.2024.10719370.

Patent

1. **Tanvika Garg et al.**, "A Semiconductor Device for Power Electronics Applications", Application No.: 202511010535 (India Patent, Published, Date:07/02/2025)

TABLE OF CONTENTS

ACKNOWLEDGEMENTS	iii
CANDIDATE’S DECLARATION	iv
CERTIFICATE BY THE SUPERVISOR	v
ABSTRACT	vii-viii
LIST OF PUBLICATIONS	ix
TABLE OF CONTENTS	x-xiii
LIST OF TABLES	xiv
LIST OF FIGURES	xv-xviii
LIST OF ABBREVIATIONS	xix-xxi
LIST OF SYMBOLS	xxii-xxiii
CHAPTER 1: INTRODUCTION	1
1.1 Motivation	2
1.2 Objectives	3
1.3 Thesis Organization	4
1.4 References	6
CHAPTER 2: LITERATURE SURVEY	8
2.1 Introduction	8
2.2 Types of GaN HEMT Technology	9
2.2.1 GaN HEMT Technology Based on Orientation	9
2.2.1.1 A Lateral GaN HEMT Technology	9
2.2.1.2 A Vertical GaN HEMT Technology	9
2.2.2 GaN HEMT Technology Based on Mode of Operation	10
2.2.2.1 Normally-on	10
2.2.2.2 Normally-off	10
2.3 Working Principle of GaN HEMT	12
2.3.1 Wide Bandgap Compound Semiconductor: GaN	12
2.3.2 Crystal Structure and Polarization of GaN	13
2.3.3 The Formation and Calculation of the 2DEG Density	14
2.3.3.1 Formation of the 2DEG in AlGaIn/GaN Hetero- structure	14

2.3.3.2 Calculation of the 2DEG Density in AlGaIn/GaN Heterostructure	16
2.4 Early Advancements in GaN HEMT Technology	18
2.5 GaN HEMTs for High-Power Applications	19
2.5.1 p-GaN HEMTs	20
2.5.1.1 Gate Engineered p-GaN HEMTs	20
2.5.1.2 Buffer Engineered p-GaN HEMTs	21
2.5.1.3 Passivation Engineered p-GaN HEMTs	21
2.5.2 GaN MISHEMTs	22
2.6 Applications of GaN HEMT Technology	23
2.7 Literature Review	25
2.8 Research Gaps	38
2.9 Summary	38
2.10 References	39
CHAPTER 3: OPTIMIZATION AND SUPPRESSION OF GATE LEAKAGE CURRENT	51
3.1 Introduction	51
3.2 An Enhancement Mode GaN HEMT with MIS and p-GaN Structure	52
3.2.1 Device structure, Calibration, and Simulation setup	52
3.2.2 Results and Discussion	54
3.3 A Gaussian Doped p-GaN HEMT	58
3.3.1 Device structure, Calibration, and Simulation setup	58
3.3.2 Results and Discussion	59
3.4 Omega (Ω) – Shaped gate p-GaN MIS-HEMT	61
3.4.1 Device structure, Simulation setup, Calibration, and Fabrication	62
3.4.2 Results and Discussion	64
3.4.2.1 Effects of variation in the gate dielectric material	64
3.4.2.2 Effects of scaling the thickness of the gate dielectric	65
3.4.2.3 Effects of variation in the gate dielectric length	67
3.5 Summary	68

3.6 References	72
CHAPTER 4: MINIMIZING ON-RESISTANCE FOR ENHANCED DEVICE PERFORMANCE	75
4.1 Introduction	75
4.2 Device structure, Simulation setup, Calibration, and Fabrication	76
4.3 Results and Discussion	79
4.3.1 DC and AC behavior of the proposed device for different InAlGa _N thicknesses	80
4.3.2 Optimized performance parameters of the proposed device	81
4.4 Summary	83
4.5 References	86
CHAPTER 5: ENHANCING BREAKDOWN VOLTAGE FOR IMPROVED EFFICIENCY AND PERFORMANCE	90
5.1 Introduction	90
5.2 Device structure, Simulation setup, Calibration, and Fabrication	91
5.3 Results and Discussion	94
5.3.1 Comparison of the DC behavior of conventional HB-HEMT and proposed STEPHB-HEMT	94
5.3.2 Comparison of the AC behavior of conventional HB-HEMT and proposed STEPHB-HEMT	97
5.3.3 Optimization of the Device Design Parameters	97
5.4 Summary	98
5.5 References	100
CHAPTER 6: ANALYTICAL MODELING OF BUFFER TRAP EFFECTS ON 2DEG DENSITY AND GATE LEAKAGE CURRENT AT CRYOGENIC TEMPERATURES	103
6.1 Introduction	103
6.2 Device Schematic and Energy Band Diagram	104
6.3 Model Formulation	105
6.3.1 Model Electronics for Buffer Traps at Cryogenic Temperatures	105

6.3.2 Model Electronics for Potential Variations at Cryogenic Temperatures including Buffer Traps	108
6.3.2.1 Schottky Barrier Potential Drop	108
6.3.2.2 AlGaN Barrier Potential Drop	109
6.3.3 Equation for Potential Balance and Fermi Dirac Statistics	109
6.3.4 Model Electrostatics for Gate Leakage Mechanism at Cryogenic Temperatures including Buffer Traps	110
6.3.4.1 Thermionic Emission	110
6.3.4.2 Thermally Assisted Tunneling	111
6.3.4.3 Poole Frenkel Emission	111
6.4 Results and Discussion	112
6.5 Summary	117
6.6 References	119
CHAPTER 7: CONCLUSION, FUTURE SCOPE AND SOCIAL IMPACT	125
7.1 Conclusion	125
7.2 Future Scope and Social Impact	127
7.2.1 Research Directions	128
7.2.2 Social Impact	128

LIST OF TABLES

Table 2.1	Literature on breakdown voltage in GaN HEMT	25–34
Table 2.2	Literature on on-resistance in GaN HEMT	34–38
Table 2.3	Literature on gate leakage in GaN HEMT	39–44
Table 2.4	Literature on analytical modelling of gate leakage in GaN HEMT	44–49
Table 3.1	The structural parameters of the proposed MG-HEMT	65
Table 3.2	Comparison of performance parameters of the proposed device with the reported literature	70
Table 3.3	The structural parameters of the proposed GD-HEMT	72
Table 3.4	Comparison of performance parameters of the proposed GD-HEMT with the reported devices	75
Table 3.5	Performance Comparison of the Proposed Device for Varying Gate Dielectric Thicknesses.	83
Table 3.6	Performance Comparison of the Proposed Device for Varying Gate Dielectric Lengths.	83
Table 3.7	Performance comparison of the proposed device with the state-of-the-art devices in the literature.	84
Table 4.1	Performance Comparison of the Proposed Device for Varying InAlGaN Thicknesses.	98
Table 4.2	The parameter comparison of the proposed and state-of-the-art devices	98
Table 5.1	The main structural parameters of the proposed STEPHB-HEMT device	105
Table 5.2	The values of breakdown voltage at different values of T_{step}	113
Table 5.3	Performance comparison of the proposed STEPHB-HEMT with state-of-the-art devices	113
Table 6.1	Comparison of parameters derived from the models presented in this chapter	130
Table 7.1	Comparative analysis of parameters across the devices proposed in this thesis	137

LIST OF FIGURES

Fig. 1.1	GaN HEMT applications by voltage range: Low Voltage (10 V–100 V) – Consumer Electronics and Automotive; Medium Voltage (100 V–1000 V) – Electric Vehicles, Industrial and Telecom; High Voltage (1000 V–10,000 V)– Power Transmission, Rail and Automation.	2
Fig. 2.1	Schematic of lateral GaN HEMT	9
Fig. 2.2	Schematic of vertical GaN HEMT	10
Fig. 2.3	Schematic of depletion mode GaN HEMT	10
Fig. 2.4	Schematic of enhancement mode GaN HEMT	12
Fig. 2.5	Considering an n-doped AlGa _N film freestanding but strained equivalently to an AlGa _N /Ga _N heterostructure, the polarization field causes electrons to traverse from one side to the other. Consequently, the energy bands bend and fixed positive charges accumulate in the AlGa _N layer	15
Fig. 2.6	Energy-band diagram of an n-doped AlGa _N /Ga _N heterostructure. Upon contact, electrons transfer into the Ga _N side, accumulate at the interface, and form a two-dimensional electron gas (2DEG)	16
Fig. 2.7	Charge distribution profile of an AlGa _N /Ga _N heterostructure	17
Fig. 2.8	Conductive band diagram of an AlGa _N /Ga _N heterostructure	17
Fig. 3.1	The schematic diagram of (a) the conventional device and (b) the proposed MG-HEMT.	64
Fig. 3.2	Calibration of the p-GaN HEMT	65
Fig. 3.3	The comparison of the proposed device with respect to the dielectric constant of the insulating layer (a) the electric field and (b) the gate leakage current.	66
Fig. 3.4	(a) The gate leakage current for different values of length of the HfO ₂ dielectric layer (L_{dt}), and (b) The temperature-dependent I_g - V_g curves of the proposed device from 200 K to 400 K.	67
Fig. 3.5	(a) The electric field and (b) the gate leakage current comparison of the proposed and conventional device.	67
Fig. 3.6	(a) Gate capacitance and (b) transconductance comparison of the proposed and conventional device.	68

Fig. 3.7	(a) I_d - V_d and (b) I_d - V_g characteristics comparison of the conventional and proposed device	68
Fig. 3.8	The schematic diagram of (a) the conventional device and (b) the proposed GD-HEMT.	70
Fig. 3.9	The comparison of the proposed GD-HEMT with respect to dopant concentration (a) the electric field and (b) the gate leakage current.	71
Fig. 3.10	(a) The electric field and (b) the gate leakage current comparison of the proposed and conventional device.	72
Fig. 3.11	I_d - V_g comparison of the proposed GD-HEMT and the conventional device	73
Fig. 3.12	I_d - V_d comparison of the proposed GD-HEMT and the conventional device	74
Fig. 3.13	The structure of the proposed device	76
Fig. 3.14	The fabrication process for the proposed device	77
Fig. 3.15	Impact of different gate dielectric materials on (a) breakdown voltage and (b) electric field of the proposed device	78
Fig. 3.16	Impact of different gate dielectric thicknesses on (a) transfer characteristics, (b) threshold voltage and (c) c-v characteristics of the proposed device	79
Fig. 3.17	Impact of different gate dielectric thicknesses on (a) I_g - V_g characteristics and (b) electric field of the proposed device.	80
Fig. 3.18	(a) I_g - V_g characteristics of the proposed device with respect to temperature and (b) Impact of different gate dielectric thicknesses on breakdown voltage of the proposed device	80
Fig. 3.19	Impact of different gate dielectric lengths on (a) I_d - V_g characteristics and (b) threshold voltage of the proposed device.	82
Fig. 3.20	Impact of different gate dielectric lengths on (a) C-V characteristics and (b) breakdown voltage of the proposed device	82
Fig. 4.1	Schematic of the proposed structure	88
Fig. 4.2	Fabrication steps of the proposed device (a) Starting wafer (b) mesa isolation by dry etching (c) p- GaN layer etching (d) ohmic contact formation of source-drain(e) gate contact formation (f) passivation with deposited SiN layer	89

Fig. 4.3	I_d - V_d characteristics of the proposed device for different values of InAlGa _N thickness.	90
Fig. 4.4	I_d - V_g characteristics of the proposed device for different values of InAlGa _N thickness	91
Fig. 4.5	The capacitance-voltage characteristics of the proposed device for different values of InAlGa _N thickness	92
Fig. 4.6	The gate leakage current with respect to gate voltage of the proposed device for different values of InAlGa _N thickness	93
Fig. 4.7	Optimization of the proposed device for InAlGa _N thickness of 4 nm, 5 nm and 6 nm with respect to on-resistance and drain current.	94
Fig. 4.8	The electron concentration in the proposed device (a) Contour plot and (b) Graphical representation.	94
Fig. 4.9	Contour plot of the interface charge for the proposed device	95
Fig. 4.10	Contour plot of the electron current density for the proposed device.	96
Fig. 4.11	The electric field in the proposed device (a) Contour plot and (b) Graphical representation.	96
Fig. 4.12	On-state energy band diagram of the proposed device	97
Fig. 5.1	The structure of (a) Proposed STEPHB-HEMT and (b) HB-HEMT	104
Fig. 5.2	Fabrication steps of the proposed STEPHB-HEMT (a) Starting wafer (b) partial etching of Al _{0.1} Ga _{0.9} N (c) Growth of the GaN channel layer and the Al _{0.2} Ga _{0.8} N barrier layer over Al _{0.03} Ga _{0.97} N (d) deposition of the SiN passivation layer (e) selective plasma etching of a p-GaN layer (f) metallization of ohmic contacts.	105
Fig. 5.3	Comparison between HB-HEMT and proposed STEPHB-HEMT with respect to (a) Electric field distribution and (b) Breakdown voltage	107
Fig. 5.4	Contour plot of electron concentration in (a) HB-HEMT and (b) Proposed STEPHB-HEMT	107
Fig. 5.5	The I-V characteristics of HB-HEMT and proposed STEPHB-HEMT (a) Output characteristics and (b) Transfer characteristics	108
Fig. 5.6	The C-V characteristics of HB-HEMT and proposed STEPHB-HEMT with (a) C_{oss} (b) C_{rss} and (c) C_{iss}	110

Fig. 5.7	The breakdown voltages of the STEPHB-HEMT with different values of the T_{step} and (b) Optimization of the STEPHB-HEMT at different values of T_{step} with respect to breakdown voltage	111
Fig. 6.1	(a) Schematic and (b) Energy band diagram for the p-GaN HEMT at ON-state.	118
Fig. 6.2	(a) Comparison of n_s across the conventional model [17], Model A and Model B. (b) Comparison of n_s with varying acceptor concentration in the p-GaN gate layer for the proposed model B. (c) Comparison of n_s with respect to AlGaN barrier layer thickness for model B, and (d) Plot showing the variation of n_s and threshold voltage with temperature.	125
Fig. 6.3	Comparison of (a) V_{sh} , (b) E_{sh} , (c) V_{barrier} , and (d) E_{max} across the conventional model [17], Model A and Model B.	127
Fig. 6.4	Comparison of gate leakage current components (a) $I_{\text{g,PFE}}$, (b) $I_{\text{g,TE}}$, (c) $I_{\text{g,TAT}}$, and (d) total gate leakage current ($I_{\text{g,TOTAL}}$) across the conventional model [17], Model A and Model B.	128
Fig. 6.5	Experimental results validating the calibration of gate leakage current over the entire bias range.	128

LIST OF ABBREVIATIONS

2DEG	2-Dimensional Electron Gas
2DHG	2-Dimensional Hole Gas
AC	Alternating Current
AI	Artificial Intelligence
Al	Aluminium
Al ₂ O ₃	Aluminium Oxide
AlGaN	Aluminium Gallium Nitride
AlInN	Aluminium Indium Nitride
AlN	Aluminium Nitride
ASM	Advanced Spice Model
Au	Gold
BD	Built-in Diode
BFOM	Baliga Figure of Merit
CMOS	Complementary Metal Oxide Semiconductor
D2DEG	Dual 2-Dimensional Electron Gas
DC	Direct Current
D-FP	Drain Field Plate
EMI	Electro-Magnetic Interference
E-mode	Enhancement mode
EVs	Electric Vehicles
Fe	Iron
F-graphene	Fluorinated Graphene
GaON	Gallium Oxynitride
Ga ₂ O ₃	Gallium Oxide
GaO _x N _{1-x}	Gallium Oxynitride
GaN	Gallium Nitride
GD-HEMT	Gaussian Doped High Electron Mobility Transistor
GGFP	Grated Gate Field Plate
GTE	Gate Termination Extension
GW	GigaWatt
HB-HEMT	Hybrid Buffer High Electron Mobility Transistor

HEMT	High Electron Mobility Transistor
HEVs	Hybrid Electric Vehicles
HfO ₂	Hafnium Oxide
ICP-RIE	Inductively Coupled Plasma Reactive Ion Etching
InAlGaN	Indium Aluminium Gallium Nitride
IO-pGaN	Island Ohmic p-type Gallium Nitride
IoT	Internet of Things
I-graphene	Intrinsic Graphene
IPA	Isopropyl Alcohol
ITO	Indium Tin Oxide
LaLuO ₃	Lanthanum Lutetium Oxide
Mg	Magnesium
MG-HEMT	Metal Insulator Semiconductor and p-type Gallium Nitride High Electron Mobility Transistor
MODFET	Modulation-Doped Field-Effect Transistor
MOSFET	Metal-Oxide-Semiconductor Field-Effect Transistor
MOCVD	Metal-Organic Chemical Vapor Deposition
MIS	Metal Insulator Semiconductor
MIS-HEMT	Metal Insulator Semiconductor High Electron Mobility Transistor
NCD	Nanocrystalline Diamond Gated
Ni	Nickel
n-GaN	n-type Gallium Nitride
p-AlGaN	p-type Aluminium Gallium Nitride
PECVD	Plasma-Enhanced Chemical Vapor Deposition
PFE	Poole-Frenkel Emission
p-GaN	p-type Gallium Nitride
PSAG	p-type Gallium Nitride Stripe Array Gate
RF	Radio Frequency
Si	Silicon
SiC	Silicon Carbide
SiN	Silicon Nitride

SOI	Silicon on Insulator
SnO ₂	Tin Oxide
SRH	Shockley-Read-Hall
STEPHB-HEMT	Stepped Hybrid Buffer High Electron Mobility Transistor
SuFP	Super Field Plate
TaN	Tantalum Nitride
TAT	Thermally Assisted Tunneling
TCE	Trichloroethylene
TE	Thermionic Emission
TUG	Thin Upward Graded
UCCM	Unified Charge Control Model
WBG	Wide Band Gap

LIST OF SYMBOLS

ΔV_{AlGaN}	Potential Drop
σ_{AlGaN}	Sheet Charge Density
n_s	Sheet Density of 2DEG
q	Electron Charge
ϵ	Dielectric constant
ϕ_b	Surface Barrier Height
E_f	Fermi Level Position
ΔE_C	Conduction Band Discontinuity
f_{max}	Cutoff Frequency
V_{ds}	Drain-to-Source Voltage
R_{ON}	ON-Resistance
THz	Terahertz
V_{th}	Threshold Voltage
$R_{on,sp}$	Specific ON-Resistance
V_G	Gate Voltage
μ	micro
V_{GS}	Gate-to-Source Voltage
$^{\circ}C$	Degree Celsius
I_g	Gate Current
I_d	Drain Current
V_d	Drain Voltage
$I_{ds,max}$	Maximum Drain Current
g_m	Transconductance
MHz	Megahertz
C_{gs}	Gate-to-Source Capacitance
C_{gd}	Gate-to-Drain Capacitance
C_{ds}	Drain-to-Source Capacitance
E_t	Trap Energy Level
E_C	Conduction Band Edge
n_{trap}	Trap Electron Density
E_T	Trap Activation Energy

N_T

$\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3$

Ω -shaped

Trap Concentration

Beta-Aluminium Gallium Oxide

Omega-shaped

CHAPTER 1

INTRODUCTION

Gallium Nitride High Electron Mobility Transistors (GaN HEMTs) have attracted considerable interest in recent years owing to their outstanding material characteristics, which make them ideal for high power applications [1]. These transistors utilize a heterostructure composed of GaN and AlGaN layers, enabling the creation of a two-dimensional electron gas (2DEG) at their interface, which provides high electron mobility and excellent electrical performance [2]. This high electron mobility significantly reduces resistance, thereby minimizing conduction losses and enabling faster switching speeds compared to conventional semiconductor technologies. As a result, GaN HEMTs offer advantages such as higher power density, and improved efficiency, making them an excellent choice for power electronics where power handling capabilities are essential [3], [4]. Additionally, GaN HEMTs exhibit superior thermal and voltage endurance, allowing them to function effectively in extreme environments, including high-temperature and high-power conditions [5], [6]. Their robustness and ability to maintain efficiency under harsh operating conditions further enhance their suitability for advanced power conversion, and aerospace applications. The continued development of GaN-based power devices has led to innovations in energy-efficient systems. Figure 1.1 depicts the diverse range of applications for GaN HEMT across various voltage levels, highlighting their significance in modern semiconductor technology [7], [8]. Over the years, significant research efforts on GaN HEMTs have resulted in notable advancements in their efficiency, reliability, and overall performance. However, despite these improvements, their widespread commercialization remains hindered by a critical challenge—their inherently normally-on operation, which raises concerns related to safety and cost-effectiveness. To enhance fail-safe functionality, improve system reliability, and simplify circuit design, achieving normally-off

operation has become a crucial objective in GaN power electronics. Various techniques have been explored to address this issue, including fluoride plasma treatment, gate recessing, and the incorporation of p-GaN gate structures. Among these methods, the integration of p-GaN gates has emerged as the most practical and commercially viable approach, offering an optimal balance between performance and reliability. This technique involves modifying the epitaxial structure to control the polarization-induced 2DEG. This approach not only ensures enhanced device safety but also facilitates seamless integration into power electronics applications, making GaN HEMTs a promising solution for next-generation power semiconductor technologies.




Fig. 1.1: GaN HEMT applications by voltage range: Low Voltage (10 V–100 V) – Consumer Electronics and Automotive; Medium Voltage (100 V–1000 V) – Electric Vehicles, Industrial and Telecom; High Voltage (1000 V–10,000 V)– Power Transmission, Rail and Automation.

1.1 Motivation

The increasing demand for energy-efficient power electronics across various sectors—including renewable energy, electric vehicles, data centers, and advanced industrial systems—has highlighted the need for next-generation semiconductor technologies. Although silicon-based power devices are well-established and commonly used, they are constrained by limitations in efficiency, thermal tolerance,

and voltage capability, making them less suitable for meeting the stringent requirements of modern power applications. In contrast, GaN HEMTs have emerged as a promising alternative due to their superior properties, including a wider bandgap, enhanced breakdown voltage, increased electron mobility, and excellent thermal management. These advantages make GaN HEMTs a pivotal technology for future power electronics, enabling greater efficiency, higher switching speeds, and more compact and lightweight system designs compared to silicon devices. Despite their potential, the adoption of GaN HEMT in high power electronics is still limited by several challenges, including issues related to device design, thermal management, material quality, and cost-effective fabrication techniques. Addressing these challenges requires a deeper understanding of the physical phenomena governing device operation, as well as innovative design approaches and simulation frameworks that can accurately predict device behavior under high power conditions. Additionally, optimizing GaN HEMTs for various power electronics applications demands a thorough investigation of their performance metrics under real-world operating conditions. These research efforts are critical for bridging the gap between the theoretical advantages of GaN HEMTs and their practical implementation in power systems. This research is motivated by the opportunity to contribute to the advancement of GaN HEMT technology through comprehensive design and simulation studies. The outcomes of this research aim to advance the design and simulation of GaN HEMT, enhancing its performance and reliability for power electronics applications. This research has significant potential in contributing to more efficient and sustainable energy systems, supporting global efforts to improve energy utilization and reduce environmental impact.

1.2 Objectives

The primary aim of this research is to design and simulate GaN HEMTs tailored for power electronics applications. Given the increasing demand for efficient and reliable power devices, this study focuses on addressing key performance challenges associated with GaN HEMTs, such as breakdown voltage, ON-resistance, and gate leakage. Through comprehensive design and simulation efforts, this research seeks to

develop optimized GaN HEMT structures that can offer enhanced performance, contributing to the advancement of power electronics. The specific objectives outlined in this study aim to tackle these challenges systematically, ultimately improving the efficiency of GaN HEMTs for high power applications. Objectives are listed as below:

1. Improvement of the reliability of GaN HEMT by reducing gate leakage.
2. Reduction and optimization of the on-resistance of GaN HEMT for improved performance.
3. Enhancement of the breakdown voltage of GaN HEMT to withstand high voltages.
4. Development of an analytical model for gate leakage optimization of GaN HEMT structure.

1.3 Thesis organization

The thesis comprises seven chapters, which are organized as follows:

Chapter 1: Introduction This chapter presents an overview of GaN HEMTs, discussing their properties, applications, and key challenges. The motivation behind the research and its significance in power electronics applications are elaborated. The chapter also outlines the objectives of the research and provides a brief description of the adopted methodologies.

Chapter 2: Literature Review This chapter provides a comprehensive review of existing GaN HEMT technologies, focusing on advancements in device architectures, buffer layer optimizations, and gate engineering techniques. Key performance metrics such as gate leakage current, on-resistance, and breakdown voltage, are analyzed. Various approaches, including p-GaN gate technology and dielectric engineering, are reviewed to highlight their impact on improving device performance.

Chapter 3: Optimization and Suppression of Gate Leakage Current This chapter focuses on structural and material engineering approaches to suppress gate leakage current and enhance device reliability. Three advanced device architectures are proposed and analyzed:

- **An enhancement-mode GaN HEMT integrating an MIS and p-GaN structure**, which employs a high-k HfO_2 dielectric layer to suppress tunneling effects, improve threshold voltage stability, and enhance current handling capabilities.
- **A Gaussian-doped p-GaN HEMT**, which utilizes a controlled doping profile in the GaN channel to minimize electric field variations, leading to a 27% reduction in gate leakage current, a 7% improvement in maximum drain current, and a 67% enhancement in transconductance.
- **An Omega (Ω)-shaped gate p-GaN MIS-HEMT**, which reduces gate leakage through optimized dielectric stress distribution, achieving a 14% reduction in gate leakage and a 20% increase in maximum drain current.

Extensive numerical simulations are performed to validate the proposed designs, ensuring their feasibility for power applications. The chapter provides an in-depth analysis of electric field distribution, tunneling suppression, and doping optimization strategies to improve device performance.

Chapter 4: A p-GaN HEMT with AlInN/AlN/GaN Double Heterostructure and InAlGaN Back-Barrier

This chapter investigates strategies for reducing on-resistance to enhance current drive capability in GaN HEMTs. A novel p-GaN HEMT design featuring an AlInN/AlN/GaN double heterostructure and an InAlGaN back-barrier is proposed. The simulation results indicate significant improvements in R_{ON} and maximum drain current, with a reduction of 85% in R_{ON} and an increase of 231% in drain current compared to conventional designs. The chapter also examines the impact of these optimizations on power loss reduction.

Chapter 5: A Stepped AlGaIn Hybrid Buffer GaN HEMT

To address the challenge of low breakdown voltage in GaN HEMTs, this chapter explores novel device architectures incorporating a stepped hybrid AlGaIn buffer layer. The impact of step thickness and electric field distribution on breakdown voltage improvement is analyzed. Simulation results demonstrating a 20% enhancement in breakdown voltage are presented, along with a discussion on Baliga's Figure of Merit (BFOM) improvements.

Chapter 6: Analytical Modeling of Buffer Trap Effects on 2DEG Density and Gate Leakage Current at Cryogenic Temperature

This chapter presents a physics-based analytical model to examine buffer trap effects on p-GaN HEMTs at cryogenic temperatures. Incorporating key trap parameters and solving the Schrödinger-Poisson equations, the model evaluates 2DEG density and gate leakage mechanisms. A comparison with experimental data confirms its accuracy, showing a 33% increase in 2DEG density and a 99% reduction in gate leakage. These findings highlight the model's potential for optimizing p-GaN HEMTs in cryogenic power applications.

Chapter 7: Conclusion, Future Scope, and Social Impact

This chapter summarizes the key findings of the research, emphasizing the advancements achieved in GaN HEMT technology for power electronics applications. Potential future research directions, including further optimizations in gate engineering, buffer layer modifications, and experimental refinements, are discussed. The chapter also highlights the broader impact of the research in advancing high-efficiency and high-reliability power semiconductor devices, contributing to sustainable energy solutions.

1.4 References

[1] Tian, Jiangbo, Chunyan Lai, Guodong Feng, Debmalya Banerjee, Wenlong Li, and Narayan C. Kar., ``Review of recent progresses on gallium nitride transistor in

power conversion application" International Journal of Sustainable Energy, vol.9, no.1, pp. 88--100, Aug. 2020, 10.1080/14786451.2019.1657866.

[2] Roccaforte, Fabrizio, Giuseppe Greco, Patrick Fiorenza, and Ferdinando Iucolano, "An overview of normally-off GaN-based high electron mobility transistors." Materials, vol.12, no.10, 1599, May. 2019, 10.3390/ma12101599.

[3] Greco, Giuseppe, Ferdinando Iucolano, and Fabrizio Roccaforte. , "Review of technology for normally-off HEMTs with p-GaN gate." Materials Science in Semiconductor Processing, 78, pp. 96--106, May. 2018, 10.1016/j.mssp.2017.09.027.

[4] T.Garg and Sumit Kale, "Optimization of structural parameters in Omega-Shaped gate p-GaN MIS-HEMT for performance improvement", Micro and Nanostructures, (2024).

[5] He, Jiaqi, Wei-Chih Cheng, Qing Wang, Kai Cheng, Hongyu Yu, and Yang Chai, "Recent Advances in GaN-Based Power HEMT Devices." Advanced Electronic Materials, vol.7, no.4, Jan. 2021, 10.1002/aelm.202001045.

[6] Ranjan, Ravi, Nitesh Kashyap, and Ashish Raman., "Effects of gate width variation on the performance of Normally-OFF dual-recessed gate MIS AlGaIn/GaN HEMT." International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, vol.35, no.2, Sep. 2021, 10.1002/jnm.2960.

[7] Letellier, Juliette. (2019). Diamond Schottky diodes improvement to pave the way to high power electronic application.

[8] Sumit Verma, Sajad A. Loan, Abdullah G. Alharbi, "Polarization engineered enhancement mode GaN HEMT: Design and investigation, Superlattices and Microstructures, vol. 119, 2018, pp. 181-193, doi.: 10.1016/j.spmi.2018.04.041.

CHAPTER 2

LITERATURE SURVEY

2.1 Introduction

The evolution of semiconductor technology has witnessed a paradigm shift with the emergence of GaN HEMTs, a promising solution to the limitations of traditional silicon-based devices. This chapter delves into a comprehensive literature review of GaN HEMTs, addressing their working principles, material properties, and technological advancements. Beginning with an overview of wide bandgap semiconductors and the role of GaN, the discussion progresses through the fundamental principles underlying the device's operation, particularly the critical role of polarization effects and 2DEG formation. The review further explores early milestones in GaN HEMT development, followed by recent innovations tailored for high-power applications, such as p-GaN HEMTs, MIS-HEMTs, and advancements in device engineering.

This review also comprehensively highlights the critical performance metrics that dictate the operational efficiency and reliability of GaN HEMTs, particularly emphasizing gate leakage current, on-resistance, and breakdown voltage. These parameters serve as fundamental indicators for assessing the suitability of GaN HEMTs in power applications. The breakdown voltage determines the device's capacity to tolerate high electric fields without failure, while the on-resistance influences conduction losses and directly impacts power efficiency. On the other hand, gate leakage current is crucial for evaluating device robustness, particularly under high-voltage and high-temperature stress conditions.

To facilitate a systematic understanding, the review presents a detailed comparative analysis of recent advancements in GaN HEMT technologies through structured tabular summaries. These tables consolidate key findings from contemporary

literature, allowing for a clear evaluation of how various device architectures and fabrication techniques have influenced performance improvements.

2.2 Types of GaN HEMT Technology

2.2.1 GaN HEMT Technology based on Orientation

2.2.1.1 A Lateral GaN HEMT Technology

A lateral GaN HEMT uses the wide-bandgap semiconductor material GaN, as the channel material [8], [9]. The lateral structure of the device means that the current flows in a horizontal direction along the surface of the semiconductor material. The basic structure of a lateral GaN HEMT is depicted in Fig. 2.1.




Fig. 2.1: Schematic of Lateral GaN HEMT

A gate electrode is placed between the drain and source regions. When the gate voltage is applied, an electric field is formed, which controls the electrons flowing in the channel. The high electron mobility in the channel results in high current density and high switching speeds.

2.2.1.2 A Vertical GaN HEMT Technology

A vertical GaN HEMT utilizes a vertical current flow path. The device typically consists of a thin layer of GaN semiconductor material grown on a substrate, with a metal contact layer on top of the GaN layer. A gate electrode separated from the GaN layer by a dielectric layer is presented in Fig. 2.2. In a vertical GaN HEMT, the current flows from top to down. The vertical structure of the device provides several

advantages over lateral GaN HEMTs [9]. For example, it allows for a larger active area and lower on-resistance, as the current flows through the entire thickness of the GaN layer.




Fig. 2.2: Schematic of Vertical GaN HEMT

2.2.2 GaN HEMT Technology Based on Mode of Operation

2.2.2.1 Normally-on

A Normally-On GaN HEMT is engineered to remain in the ON state even when no gate bias is applied. This behavior is enabled by a specific structure that includes an AlGa_N/Ga_N heterojunction, as illustrated in Fig. 2.3. The heterojunction is central to the device's functionality [10], as it gives rise to a 2DEG channel at the channel interface. This 2DEG channel enables efficient current conduction. The AlGa_N with a wider bandgap than Ga_N serves as a barrier that confines electrons within the 2DEG and prevents their diffusion into the depletion region. As a result, the device conducts without needing an external gate voltage. Normally-On GaN HEMTs exhibit key performance benefits, including low on-resistance, high drain current capability, fast switching, and high breakdown voltage. These advantages make them suitable for power electronics applications where default conduction is beneficial, such as in power supplies, inverters, and motor control systems.

2.2.2.2 Normally-off

A normally-off GaN HEMT is specifically designed to remain in the OFF state when no gate bias is applied. These transistors are known for their higher breakdown

voltage, lower leakage current, and rapid switching capabilities, making them ideal for applications in power electronics where default-off behavior is preferred. Various techniques have been developed to achieve normally-off behavior in GaN HEMTs [11], [12], including (a) the cascode configuration, (b) employing thin or ultra-thin barrier layers combined with fluorine ion implantation, (c) utilizing a p-GaN gate structure (as illustrated in Fig. 2.4), and (d) implementing a recessed gate design.




Fig. 2.3: Schematic of Depletion mode GaN HEMT

In the cascode approach, a series connection of transistors is used, where one device modulates the gate voltage of the other. Typically, a normally-on GaN HEMT operates in saturation with increased drain-source and gate-source voltages, which in turn controls the switching behavior of an additional MOSFET in the configuration. This setup effectively enables normally-off functionality.

Another method involves fluorine implantation in conjunction with thin or ultra-thin barrier layers. This technique introduces fluorine atoms at the gate-channel interface, which lowers the barrier height and decreases the electron concentration in the channel. As a result, the device becomes easier to turn off, achieving the desired normally-off operation. In a GaN HEMT featuring a p-GaN gate, the gate region is doped with acceptor elements such as magnesium (Mg), creating a depletion zone at

the gate-channel interface. This depletion region modulates the 2DEG, enabling effective control of the channel current. In contrast, a GaN HEMT incorporating a recessed gate involves etching the gate electrode into the device surface, forming a trench within the GaN layer. This recessed structure reduces the gate length and increases the electric field across the gate, leading to improved switching speed and enhanced breakdown voltage.




Fig. 2.4: Schematic of Enhancement mode GaN HEMT

2.3 Working Principle of GaN HEMT

2.3.1 Wide Bandgap Compound Semiconductor: GaN

Due to the limitations in performance of silicon-based devices and the increasing demand for advanced capabilities, alternative semiconductor materials are being explored for next-generation electronics. WBG semiconductors such as GaN, SiC and β -Ga₂O₃, have emerged as strong candidates due to their outstanding electrical characteristics [1]–[4]. Unlike silicon, which has a relatively narrow bandgap, WBG materials provide improved performance, including higher breakdown voltage, greater efficiency, enhanced reliability, and better thermal management. GaN, for example, has a bandgap two to four times greater than silicon, resulting in transistors with reduced leakage currents and increased stability under elevated temperatures.

Additionally, WBG materials exhibit superior thermal conductivity, reduced power dissipation, and substrate leakage, which make them advantageous for applications like high-power amplifiers [5], [6].

2.3.2 Crystal Structure and Polarization of GaN

GaN is a wide-bandgap semiconductor crystallizing in the hexagonal wurtzite form. Its lattice comprises two interleaved face-centered hexagonal sublattices stacked vertically to produce the three-dimensional crystal [7]. The wurtzite unit cell consists of two overlapping tetrahedra, each containing four gallium and four nitrogen atoms. Due to the asymmetric atomic arrangement, the wurtzite lattice exhibits polarity along the axis perpendicular to the hexagonal planes, commonly referred to as the *c*-axis. This intrinsic polarization arises from the electronegativity difference between Ga and N atoms, yielding a dipole moment along the *c*-axis.

The operation of a GaN HEMT relies fundamentally on the GaN/AlGaN heterojunction and the polarization phenomena present at that interface. These piezoelectric and spontaneous polarization effects are pivotal for forming the 2DEG, which underpins the device's superior electron mobility and overall performance. In a standard GaN HEMT architecture, the epitaxial growth of AlGaN atop GaN, establishing a heterointerface. Due to the different lattice constants and material properties of GaN and AlGaN, large polarization fields develop at this junction.

Two distinct polarization contributions govern the heterojunction behavior: piezoelectric polarization and spontaneous polarization. Spontaneous polarization is inherent to materials lacking centrosymmetry—such as GaN and AlGaN—and manifests as a built-in dipole moment even in the absence of external stress. While both layers possess this intrinsic polarization, it is generally more pronounced in AlGaN due to its higher aluminum fraction. Piezoelectric polarization emerges when the AlGaN layer is strained by the mismatched lattice of the GaN. Depending on the Al composition, the AlGaN film experiences either tensile or compressive strain when grown on GaN, inducing an additional polarization component. The superposition of spontaneous and piezoelectric polarizations generates a strong

electric field at the heterointerface. This field causes band bending, forming a quantum well where electrons from the AlGa_N layer are drawn into and confined, giving rise to the 2DEG. Because these electrons reside in a potential well spatially separated from ionized donors, scattering is reduced, enabling exceptionally high mobility [8].

2.3.3 The Formation and Calculation of the 2DEG Density

2.3.3.1 Formation of the 2DEG in AlGa_N/Ga_N heterostructure

The AlGa_N layer induces polarization charges, resulting in positive charges at the AlGa_N/Ga_N interface and negative charges on the AlGa_N surface. This polarization creates an internal electric field within the AlGa_N layer, which in turn affects the energy band profile and shifts the Fermi level toward the AlGa_N/Ga_N interface. This effect is similar to applying an external voltage across a thin, isolated AlGa_N layer, resembling a planar capacitor with the AlGa_N acting as the dielectric, as illustrated in Fig. 2.5. The electric field present in the AlGa_N layer, along with its n-type doping, causes conduction electrons to move toward the positively charged region, resulting in electron accumulation. This accumulation generates positive space charges within the AlGa_N, leading to band bending. As this process continues, the Fermi level eventually reaches a stable, flat state. The inherent electric field in the AlGa_N is neutralized by the opposing built-in field, which flattens the previously tilted energy band. Since Ga_N has a lower Fermi level compared to AlGa_N (as shown on the left side of Fig. 2.6), electrons flow from the AlGa_N into the Ga_N when the two materials are brought into contact, forming a two-dimensional electron gas (2DEG). This electron transfer proceeds until the Fermi levels in both AlGa_N and Ga_N align, achieving equilibrium, as illustrated on the right side of Fig. 2.6 [9].

2.3.3.2 Calculation of the 2DEG density in AlGa_N/Ga_N heterostructure

Figure 2.7 depicts the charge distribution in an AlGa_N/Ga_N heterostructure, revealing the formation of three distinct dipoles. The first dipole, $\pm\sigma_{\text{AlGa}_N}$, results from polarization charges within the AlGa_N layer, while the second, $\pm\sigma_{\text{Ga}_N}$, is due to

polarization effects in the GaN layer. The third dipole, linked to the two-dimensional electron gas (2DEG), corresponds to the ionized surface charge $\pm\sigma_s$. These dipoles are modeled as planar plate capacitors labeled C_1 , C_2 , and C_3 . Although these capacitors do not influence electrons beyond their internal boundaries, they sustain a finite electric field between their parallel plates. The magnitude of this electric field is determined by the equation $E = \sigma/\epsilon$, where σ is the surface charge density on the opposing plates and ϵ is the dielectric constant of the material separating them. In areas where multiple pairs of charged planes overlap, the resulting electric field is determined by the algebraic sum of their charges. As a result, the electric field intensity within the AlGaIn layer is influenced by the contributions of charges from C_1 and C_2 , which correspond to the polarization-induced charges in the AlGaIn layer and the charge associated with the 2DEG, respectively.

$$\frac{\Delta V_{AlGaIn}}{d} = \frac{\sigma_{AlGaIn}}{\epsilon} - \frac{qn_s}{\epsilon} \quad (2.1)$$




Fig. 2.5: Considering an n-doped AlGaIn film freestanding but strained equivalently to an AlGaIn/GaN heterostructure, the polarization field causes electrons to traverse from one side to the other. Consequently, the energy bands bend and fixed positive charges accumulate in the AlGaIn layer [9].

where ΔV_{AlGaIn} is the potential drop across the conductive band of the AlGaIn surface and the AlGaIn/GaN interface as shown in Fig. 2.8, d is the thickness of the AlGaIn

layer, σ_{AlGaN} is the sheet charge density that is induced by AlGaN polarization, n_s is the sheet density of 2DEG, q is the electron charge, and ϵ is the dielectric constant of AlGaN. The potential drop ΔV_{AlGaN} can be expressed as

$$q\Delta V_{\text{AlGaN}} = q\phi_b + E_f - \Delta E_C \quad (2.2)$$




Fig. 2.6: Energy-band diagram of an n-doped AlGaN/GaN heterostructure. Upon contact, electrons transfer into the GaN side, accumulate at the interface, and form a 2DEG [9].




Fig. 2.7: Charge distribution profile of an AlGaN/GaN heterostructure [9].

where ϕ_b is the surface barrier height, E_f is the Fermi level position with respect to the GaN conduction-band edge at the AlGaIn/GaN interface, and ΔE_c is the conduction band discontinuity between GaN and AlGaIn as shown in Fig. 2.8. Therefore, based on Eqs. (2.1) and (2.2), the sheet density of 2DEG can be expressed as [9].

$$n_s = \frac{\sigma_{AlGaIn}}{q} - \left(\frac{\epsilon}{q^2 d} \right) (q\phi_b + E_f - \Delta E_c) \quad (2.3)$$




Fig. 2.8: Conductive band diagram of an AlGaIn/GaN heterostructure [9].

2.4 Early Advancements in GaN HEMT Technology

The emergence of GaN HEMT technology in the early 1990s marked a revolutionary step forward in semiconductor advancements. In 1993, M. Asif Khan and his team introduced the n-GaN/AlGaIn heterojunction HEMT, showcasing remarkable characteristics such as a 28 mS/mm transconductance at 300 K and 46 mS/mm at 77 K [10]. In 1994, they presented a GaN HFET with a 0.25 μm gate length, achieving a cut-off frequency of 11 GHz and an oscillation frequency of 35 GHz. The exceptionally high f_{max} was attributed to the low parasitic output conductance in the saturation regime, establishing its suitability for millimeter-wave and microwave applications [11]. In 1996, Y.F. Wu et al. developed GaN HFETs and MODFETs, achieving significant channel current densities and high power outputs. The

MODFET demonstrated a channel current density exceeding 300 mA/mm and exhibited excellent large voltage I-V characteristics up to $V_{ds} = 60V$, enabling a FWS class A amplifier power output exceeding 2 W/mm [12]. Further progress was made in 1999 when Lester F. Eastman demonstrated enhanced GaN HFETs grown on p-type SiC substrates, which outperformed sapphire substrates [13]. His work achieved a power-added efficiency of 78% on SiC compared to 50% on sapphire.

In 2001, Karmalkar and colleagues proposed a systematic approach for optimizing field plate device designs to enhance performance while minimizing the impact on on-resistance and frequency response. They identified increasing the insulator's dielectric constant beneath the field plate as a promising technique to enhance device performance [14]. Saito et al., in 2006, introduced a recessed gate structure for GaN HEMTs, allowing for gate threshold voltage adjustment without increasing on-resistance. This was accomplished by the selective reduction of the 2DEG density under the gate [15]. Two years later, Wong et al. demonstrated an N-face MIS-HEMT with excellent DC and RF characteristics at specific optical gate lengths. Using AlN for electron confinement eliminated alloy scattering and provided a robust back-barrier mechanism, addressing short-channel effects in highly scaled sub-micrometer devices [16].

In 2011, Hilton et al. reported normally-off GaN HEMT tailored for power electronics application by employing p-GaN gate alongside a GaN buffer doped with carbon. The addition of an AlGaIn back-barrier in conjunction with the buffer effectively suppressed early off-state punch-through, yielding low R_{ON} and a robust V_{th} of 1.1 V for dependable switching. These devices demonstrated a breakdown capability of 1000 V with a gate drain spacing of 6 μm [17]. Such achievements represented pivotal steps in advancing GaN HEMT technology and catalyzed further R&D efforts to push its performance limits.

2.5 GaN HEMTs for High-Power Applications

Recent developments on GaN HEMTs highlight their strong potential for high-power applications, driven by GaN's superior material properties like wide bandgap, high

breakdown field, and thermal stability. Research increasingly aims at device innovations that enhance power density, efficiency, and reliability, critical for high-power performance in challenging environments. Key developments include p-GaN gate engineering, GaN MIS-HEMTs, field-plated GaN HEMTs, Fluorine implanted GaN HEMTs, and gate-recessed GaN HEMTs to mitigate issues such as premature device failure in power electronics applications.

2.5.1 p-GaN HEMTs

The p-GaN HEMT has emerged as a promising device for power electronics applications, leveraging GaN's inherent qualities such as its wide bandgap, high electron mobility, and robust breakdown characteristics. Unlike conventional GaN HEMTs, p-GaN HEMTs employ a p-GaN layer under the gate to deplete the underlying 2DEG at the zero gate voltage. This configuration allows for normally-off behavior, a desirable feature in power electronics for safety and energy efficiency.

2.5.1.1 Gate Engineered p-GaN HEMTs

Recent advancements in gate engineering have significantly enhanced the performance of p-GaN HEMTs by modifying the gate region to improve the control over the 2DEG density and reduce gate leakage currents. Techniques such as incorporating dielectric layers, varying gate lengths, and adjusting the p-GaN cap layer thickness have been explored to improve device reliability, minimize power losses, and ensure stability under high-stress conditions. For instance, the integration of fluorinated and intrinsic graphene as gate insertion layer in p-GaN HEMT has demonstrated improvements in device performance, including better ON/OFF current ratios, increased threshold voltage, and reduced gate leakage, while also enhancing thermal stability due to an improved Schottky barrier height and interface quality [18]. Similarly, the use of indium–tin–oxide gate electrodes in p-GaN HEMT has shown superior gate stability under forward bias, coupled with improvements in current handling and transconductance compared to conventional Schottky gate materials [19]. To address surface damage caused by selective etching, the introduction of a p-AlGaN layer between the p-GaN and AlGaN layers has proven

effective in minimizing plasma damage through low-damage etching processes, resulting in enhanced threshold voltage stability and reduced ON-resistance [20]. Additionally, the adoption of a fin-gate structure with tri-gates and fin trenches extending into the gate-to-drain region has significantly improved on-state resistance, saturation current, and threshold voltage stability by effectively managing carrier traps [21]. These advancements in gate engineering techniques highlight their potential in overcoming challenges such as gate leakage suppression, surface damage reduction, and threshold voltage stability.

2.5.1.2 Buffer Engineered p-GaN HEMTs

The performance of p-GaN HEMT is heavily influenced by the properties of the buffer layer, which plays a crucial role in determining device characteristics such as V_{th} , R_{ON} , and reliability. Buffer engineering, involving modifications in composition, thickness, and doping of the buffer, has been extensively studied to address challenges such as charge trapping, dislocation density, and strain, all of which can impact device performance. Hybrid buffer structures with varied aluminum compositions have been proposed to enhance breakdown voltage and the power figure of merit, offering improved switching characteristics over conventional designs [22]. Stepped hybrid buffer layers have been explored to optimize electric field distribution near the gate-drain interface, thereby significantly enhancing the breakdown voltage [23]. However, efficient methods to boost breakdown voltage while minimizing buffer leakage current without compromising specific on-resistance are still needed. Investigations into $\beta-(Al_xGa_{1-x})_2O_3/Ga_2O_3$ buffer layers with a p-GaN gate have highlighted the critical impact of doping concentration, buffer thickness, and gate-drain distance on both ON-state and OFF-state performance, revealing the trade-offs between breakdown voltage and the power figure of merit [24].

2.5.1.3 Passivation Engineered p-GaN HEMTs

Passivation engineering has emerged as a critical approach to addressing challenges in p-GaN HEMTs, including gate leakage, threshold voltage instability, and surface

charge effects, which impact long-term device stability and performance. Advanced passivation strategies, such as dielectric passivation layers, surface treatments, and multi-layered passivation stacks, have demonstrated significant improvements in minimizing surface traps, stabilizing threshold voltage, and enhancing device reliability. Active-passivation techniques, involving mechanisms like mobile hole screening and hole emission, have been employed to mitigate dynamic ON-resistance degradation by clearing surface and buffer traps. These methods have further evolved to incorporate metal/insulator structures to expand gate drive margins, enabling enhanced threshold stability and improved ON-resistance under varying operational conditions [25]. Additionally, active-passivation designs with thinned p-GaN layers and virtual body structures have been introduced to counteract dynamic degradation caused by hot-electron stress, offering substantial resilience compared to conventional designs [26]. Strain-enhancing layers, achieved through selective regrowth of AlN/AlGaN, have been implemented to reshape surface electric fields, balancing ON-resistance and breakdown voltage while suppressing current collapse. Furthermore, crystalline passivation layers, such as $\text{GaO}_x/\text{GaO}_x\text{N}_{1-x}$, formed through advanced surface treatments and annealing, have shown promise in restoring the 2DEG beneath the p-GaN layer and maintaining high breakdown voltage [27].

2.5.2 GaN MIS-HEMTs

GaN MIS-HEMTs have gained prominence for high-power applications due to their ability to suppress gate leakage currents while maintaining excellent 2DEG mobility, making them highly reliable for advanced power electronics. The integration of high- κ gate dielectrics, such as LaLuO_3 thin films, has demonstrated superior static performance, including high ON/OFF ratios and enhanced drain current, though strategies to mitigate dynamic ON-resistance degradation at high drain bias remain underexplored [28]. Interface charge engineering, using methods like oxygen plasma treatments and post-metallization annealing, has been shown to improve electron mobility and threshold voltage stability, yet optimizing these techniques to achieve robust normally-off operation while addressing issues like remote impurity scattering requires further investigation [29]. Low-temperature fabrication processes for GaN-

on-Si substrates, employing gold-free metal stacks, have shown promise for scalable, CMOS-compatible devices, though optimizing these methods to maintain high electrical performance is still a challenge [30]. Incorporating advanced features such as pulsed laser-deposited interface protection layers and trench termination structures has improved breakdown voltage and reduced interface trap density, highlighting the potential for enhanced device reliability, but the interplay between these elements demands more detailed exploration [31]. The identification of deep-level traps in GaN buffers as contributors to threshold voltage instability underscores the importance of optimized buffer designs, particularly in high-voltage applications on Si substrates, where trap effects are pronounced [32]. High-performance normally-off fin-MIS-HEMTs with optimized gate-recessed fin structures and low work function metal-source contact ledges have achieved notable stability and breakdown voltage, yet further refinement is needed to improve dynamic performance and scalability [33]. Studies on dynamic ON-resistance in MIS-gated AlGaIn/GaN HEMTs have highlighted the influence of gate bias and the benefits of high- κ oxides in enhancing gate control, but a deeper understanding of these mechanisms is required, particularly in comparison to Schottky-gated devices [34]. Additionally, low-damage atomic layer etching processes have shown potential for improving recessed gate performance, revealing that reduced AlGaIn thickness increases electric field strength at the gate edge, which can impact breakdown voltage and trap-assisted tunnelling [35].

2.6 Applications of GaN HEMT Technology

GaN HEMTs have become indispensable across various industries due to their exceptional performance characteristics. In power electronics, they are widely employed in high-frequency and high-power applications, including power supplies, inverters, and converters for renewable energy systems [13]-[15]. Their high electron mobility and low on-resistance enable efficient power conversion, reducing switching losses, enhancing energy efficiency, and supporting more compact system designs. In radio frequency (RF) and microwave applications, GaN HEMTs play a vital role in telecommunications, radar systems, and wireless communication

networks [16], [17]. Their ability to operate at high frequencies, combined with low parasitic capacitance, makes them ideal for high-speed data transmission and signal amplification, supporting the advancement of next-generation communication technologies. The automotive industry has also embraced GaN HEMTs, particularly in electric vehicles (EVs) and hybrid electric vehicles (HEVs) [18]-[20]. Their fast switching speeds and robustness improve power management, enhancing vehicle performance and extending battery life. However, the industry's push towards autonomous driving and connected vehicles introduces challenges such as managing electromagnetic interference (EMI) and ensuring thermal reliability under extreme conditions. In aerospace and defense, GaN HEMTs are highly valued for their ability to handle high power and resist radiation, making them ideal for radar systems, electronic warfare, and satellite communications. While these characteristics make GaN HEMTs reliable in harsh environments, there is a need for more research on their long-term reliability under extreme conditions.

2.7 Literature Review

The advancement of GaN HEMTs has been a focal point of research due to their potential for high-performance power electronics applications. Over the years, significant efforts have been made to enhance key performance metrics such as gate leakage current, breakdown voltage, and R_{ON} , which are critical for achieving reliable and efficient device operation. Furthermore, analytical modeling has played a pivotal role in understanding and optimizing these parameters, providing deeper insights into device behavior and facilitating the design of innovative structures. This section offers a comprehensive review of the existing literature, summarized in tabular format, focusing on the major findings in breakdown voltage enhancement, on-resistance improvement, gate leakage current reduction, and analytical modeling for gate leakage current optimization.

Table 2.1: Literature on Breakdown Voltage of GaN-HEMT

Ref	Author Name & Year	Design Technique	Findings
[36]	Chen et al. (2010)	Self-aligned Enhancement-mode AlGaIn/GaN HEMTs Using 25 keV Fluorine Ion Implantation	The study presents self-aligned enhancement mode AlGaIn/GaN HEMTs developed through 25 keV fluorine ion implantation, attaining a threshold voltage of +0.6 V and an off-state breakdown voltage of 254 V while exhibiting minimal current collapse.
[37]	Hilt et al. (2011)	Normally-off High-Voltage p-GaN Gate GaN HFET with Carbon-Doped Buffer	The study reports a normally-off p-GaN gate GaN HFET incorporating a carbon-doped buffer and AlGaIn back-barrier, achieving a breakdown voltage of 1000 V, an on-state resistance of $0.62 \text{ m}\Omega \cdot \text{cm}^2$, and a high power figure-of-merit of 1.6 GW/cm^2 .
[38]	Su et al. (2014)	Enhancement-Mode GaN-Based HEMTs on the Si Substrate with a P-Type GaN Cap Layer	The study presents an enhancement-mode AlGaIn/GaN HEMT fabricated on a silicon substrate with a p-type GaN cap, achieving a 1630 V off-state breakdown voltage and enhanced suppression of leakage current, making it suitable for high-power applications.
[39]	Chitransh et al.(2017)	Field Plated GaN HEMT	The study investigates an AlGaIn /GaN HEMT incorporating an AlN spacer and a field plate, showing a breakdown voltage between 231 V and 235 V based on GaN channel

Ref	Author Name & Year	Design Technique	Findings
			thickness, indicating its suitability for high-power applications.
[40]	Yang et al. (2018)	AlGaIn/GaN MIS-HEMT With AlN Interface Protection Layer and Trench Termination Structure	The study introduces a normally-off AlGaIn/GaN MIS-HEMT featuring an AlN interface protection layer and trench termination, achieving a 412 V off-state breakdown voltage while enhancing interface quality through reduced trap density and improved electric field modulation.
[41]	Fletcher et al. (2019)	AlGaIn/GaN HEMT using discrete field plate technique	The research examines AlGaIn/GaN HEMTs employing a discrete field plate approach, resulting in a 330 V breakdown voltage, a cut-off frequency of 20 GHz, and lowered gate source and gate drain capacitances, highlighting their suitability for high power, high frequency applications.
[42]	Liu et al. (2019)	A GaN based RB MIS-HEMT with Schottky-MIS hybrid Drain and TUG-AlGaIn Barrier Layer	The study proposes a GaN-based RB-MIS-HEMT with a Schottky-MIS hybrid drain and a thin upward graded AlGaIn barrier, delivering a reverse breakdown voltage of 900 V, a low drain offset voltage of 0.60 V, and an on-state voltage of 1.80 V at 100 mA/mm, making it well-suited for reverse blocking power applications.
[22]	Liu et al. (2020)	<i>p</i> -GaN-gate GaN HEMT with a hybrid AlGaIn buffer	The study presents a <i>p</i> -GaN gate GaN HB-HEMT incorporating a

Ref	Author Name & Year	Design Technique	Findings
		layer for power electronics applications	hybrid AlGaN buffer layer, demonstrating a simulated offstate breakdown voltage of 1450 V, a low specific ON-resistance of $0.47 \text{ m}\Omega\cdot\text{cm}^2$, and an enhanced Baliga's figure of merit of $4.47 \text{ GW}/\text{cm}^2$, highlighting its potential for power electronics applications.
[43]	Zhang et al. (2020)	Gallium Nitride Dual Two-Dimensional Electron Gas HEMT	The study introduces a GaN dual two-dimensional electron gas HEMT (D2DEG-HEMT) with a vertical channel structure, achieving a simulated off-state breakdown voltage of 465 V and delivering greater power density than a conventional GaN recessed gate MIS-HEMT with identical device dimensions.
[44]	Huang et al.(2020)	Normally-OFF AlGaN/GaN Fin- MIS-HEMT on Silicon with Low Work Function Metal-Source Contact Ledge	The study showcases a high-performance normally off AlGaN /GaN fin-MIS-HEMT fabricated on a silicon substrate, utilizing a low work function metal-source contact ledge to achieve an off-state breakdown voltage of 810 V, a specific ON-resistance of $0.63 \text{ m}\Omega\cdot\text{cm}^2$, and superior dynamic R_{ON} stability.
[45]	Zhang et al. (2020)	GaN HEMT using Super Field Plate Technique	The paper presents an innovative super field plate (SuFP) approach that enables a charge balance effect in lateral power devices, achieving a

Ref	Author Name & Year	Design Technique	Findings
			simulated breakdown voltage over 300 V without utilizing the drift region and offering improved electric field uniformity over conventional techniques.
[46]	Bhatt et al. (2021)	AlGaIn/GaN HEMT with a Grated Gate Field Plate	The study explores AlGaIn/GaN HEMTs featuring grated gate field plates (GGFP), achieving a breakdown voltage of 272 V and a 60% increase in cutoff frequency relative to standard GFP HEMTs, thereby enhancing overall device performance.
[47]	Du et al. (2021)	GaN HEMT on Free-Standing GaN Substrate	The study reports AlGaIn/GaN HEMTs developed on a free-standing GaN substrate, attaining an off-state breakdown voltage of 193 V, a low contact resistance of $0.23 \Omega \cdot \text{mm}$, and outstanding RF performance characterized by a Johnson's figure-of-merit of $5.0 \text{ THz} \cdot \text{V}$.
[48]	Wei et al. (2021)	Normally-OFF AlGaIn/GaN HEMTs using Etching-Free p-GaN Stripe Array Gate	The study presents normally-off AlGaIn/GaN HEMTs utilizing an etching-free p-GaN stripe array gate (PSAG), achieving a high off-state breakdown voltage of 1449 V, a low specific R_{ON} of $2.73 \text{ m}\Omega \cdot \text{cm}^2$, and enhanced thermal stability along with improved surface electric field distribution.
[49]	Hult et al.	GaN-on-SiC MIS-HEMTs on	The study showcases a novel buffer-

Ref	Author Name & Year	Design Technique	Findings
	(2022)	a “Buffer-Free” Hetero-structure	free AlGaIn/GaN-on-SiC MIS-HEMT built on a semi-insulating SiC substrate, achieving a high off-state breakdown voltage of 1622 V, along with low leakage current and enhanced efficiency for power switching applications.
[50]	Langpokla kpm et al. (2023)	GaN MIS-HEMT with Drain Field Plate Structure and Passivation Dielectrics	The study introduces a novel GaN MIS-HEMT featuring a two-step drain field plate (D-FP) structure, achieving an improved off-state breakdown voltage of 1587 V—350 V higher than that of conventional GaN MIS-HEMTs—while preserving stable DC performance.
[51]	Cui et al. (2024)	p-GaN Gate HEMT on Sapphire with Gate Termination Extension	The study presents an enhancement-mode p-GaN gate HEMT with a gate termination extension (GTE) on a sapphire substrate, achieving a high breakdown voltage of 2573 V and enhanced suitability for kilovolt-class power switching applications.
[52]	Wang et.al (2024)	Ohmic-Like p-GaN Gate HEMT With a Built In Reverse Diode	The study presents an ohmic-like p-GaN gate HEMT integrated with a built-in diode (BD), offering improved gate reliability, a gate breakdown voltage exceeding 100 V, an off-state breakdown voltage of 961 V, and enhanced forward gate stability under high-stress conditions.

Ref	Author Name & Year	Design Technique	Findings
[53]	Kumar et.al (2024)	p-GaN gate HEMTs on 200 mm engineered substrates	The study showcases enhancement-mode p-GaN gate HEMTs fabricated on 200 mm QST® engineered substrates, achieving an off-state breakdown voltage of 1800 V along with outstanding wafer scale uniformity.

Table 2.2: Literature on On-Resistance of GaN-HEMT

Ref	Author Name & Year	Design Technique	Findings
[37]	Hilt et.al (2011)	p-GaN Gate GaN HFET with Carbon-Doped Buffer	The study reports normally-off p-GaN gate GaN HFETs that exhibit a low on-state resistance of $7.4 \Omega \cdot \text{mm}$ at a $6 \mu\text{m}$ gate-drain spacing and a high breakdown voltage of 1000 V, while effectively balancing on-resistance and threshold voltage.
[54]	Jiang et.al (2013)	1.4-kV AlGaIn/GaN HEMTs on a GaN-on-SOI Platform	AlGaIn/GaN HEMTs fabricated on a GaN-on-SOI platform achieve a low on-resistance of $3.92 \text{ m}\Omega \cdot \text{cm}^2$, indicating high efficiency and strong potential for power electronic applications.
[55]	Wei et.al (2015)	GaN Double channel MOS-HEMT (DC-MOS-HEMT)	The proposed device attains a low R_{ON} of $6.9 \Omega \cdot \text{mm}$ and a specific R_{ON} of $1.48 \text{ m}\Omega \cdot \text{cm}^2$, attributed to the high field-effect mobility in the lower channel.

Ref	Author Name & Year	Design Technique	Findings
[56]	Cen et.al (2017)	Enhancement-mode p-GaN HEMT Power Electronic Device	The proposed enhancement-mode device achieved a specific on-resistance of $0.45 \text{ m}\Omega\cdot\text{cm}^2$, indicating low conduction loss and high efficiency for power electronic applications.
[22]	Liu et.al (2020)	<i>p</i> -GaN-gate GaN HEMT with a hybrid AlGaN buffer layer	The proposed p-GaN gate GaN HEMT with a high breakdown voltage and a hybrid AlGaN buffer layer achieves a low specific R_{ON} of $0.47 \text{ m}\Omega\cdot\text{cm}^2$, showcasing its effectiveness for power electronics applications.
[44]	Huang et.al (2020)	Normally-OFF AlGaN/GaN Fin-MIS-HEMT on Silicon With Low Work Function Metal-Source Contact Ledge	The study demonstrates that the proposed normally-off AlGaN/GaN Fin-MIS-HEMT, incorporating a low work function metal-source contact ledge, achieves a specific on-resistance of $0.63 \text{ m}\Omega\cdot\text{cm}^2$, enabling high efficiency and reduced power loss in power applications.
[19]	Chang et.al (2021)	p-GaN/AlGaN/GaN HEMTs with an Indium-Tin-Oxide Gate Electrode	The study highlights that p-GaN/AlGaN/GaN HEMTs utilizing indium tin oxide (ITO) gate electrodes attain a specific on-resistance of $1.86 \text{ m}\Omega\cdot\text{cm}^2$, providing lower resistance and enhanced gate stability over traditional Schottky gate configurations.
[49]	Hult et.al (2022)	GaN-on-SiC MIS-HEMTs on a “Buffer-Free” Hetero-	The study shows that buffer-free GaN-on-SiC MIS-HEMTs achieve a

Ref	Author Name & Year	Design Technique	Findings
		structure	specific R_{ON} of $3.61 \text{ m}\Omega\cdot\text{cm}^2$, combining low conduction resistance with high breakdown voltage capabilities.
[53]	Kumar et.al (2024)	p-GaN gate HEMTs on 200 mm engineered substrates	The study reports a low specific ON-resistance of $5.8 \text{ m}\Omega\cdot\text{cm}^2$ for 1.2 kV enhancement-mode p-GaN gate HEMTs, exhibiting excellent wafer-scale uniformity with a σ_{Ron} of 1.2% across 200 mm engineered QST® substrates.
[57]	Wang et.al (2024)	AlGaIn/GaN-Based Lateral Schottky Barrier Diodes with a High-k Field Plate	The device achieves a low specific ON-resistance of $3.2 \text{ m}\Omega\cdot\text{cm}^2$.
[58]	Shen et.al (2024)	p-GaN/AlGaIn/GaN HEMTs with Selective Regrowth AlN/AlGaIn Strain Layers	The study shows that incorporating a selective regrowth (SR) AlN/AlGaIn strain layer in p-GaN gate HEMTs decreases the specific on-resistance by 11.9%—from 2.26 to $1.99 \text{ m}\Omega\cdot\text{cm}^2$ —and improves the breakdown voltage from 476 V to 661 V compared to the standard design.
[59]	Chen et.al (2024)	Gold-Free GaN HEMT devices with Gate-Field Plate and Hybrid Drain	The study reports that the GaN HEMT exhibited an on-resistance between 108 and $152 \text{ m}\Omega\cdot\text{mm}$, with dynamic-to-static on-resistance ratios ranging from 1.98 to 17.2 based on the off-state drain bias up to 400 V.

Table 2.3: Literature on Gate Leakage of GaN-HEMT

Ref	Author Name & Year	Design Technique	Findings
[60]	Rajabi et al. (2011)	AlGaIn/GaN/AlGaIn Double Heterojunction High Electron Mobility Transistor	The inclusion of a magnesium doping layer in the AlGaIn buffer of AlGaIn/GaN/AlGaIn double heterojunction HEMTs effectively suppresses subthreshold gate leakage current by improving the electric field distribution and reducing field peaks near the gate.
[61]	Anderson et.al (2013)	Nanocrystalline Diamond-Gated AlGaIn/GaN HEMT	The device exhibits significantly reduced gate leakage current compared to conventional Ni/Au-gated devices, due to the NCD /AlGaIn hetero-junction, which limits reverse leakage and enables stable operation at higher gate voltages
[62]	Huang et.al (2016)	Normally-OFF GaN MIS-HEMTs Fabricated on Ultra-Thin-Barrier AlGaIn/GaN Heterostructure	The device exhibits low gate leakage current, attributed to the Al ₂ O ₃ gate dielectric and optimized LPCVD-SiN _x passivation, which suppresses deep interface states
[63]	Tang et.al (2018)	AlGaIn/GaN HEMTs with AlN/SiN _x Passivation	The device achieves low gate leakage current, maintaining leakage below 1 μ A/mm at V _{DS} up to 632 V, due to the strong polarization effects of the AlN/SiN _x stack
[64]	Zhou et al. (2020)	p-GaN HEMTs Using Metal/Graphene Gates	The insertion of intrinsic graphene (I-graphene) or fluorinated graphene (F-graphene) in p-GaN HEMTs reduces gate leakage current by 50 times in

Ref	Author Name & Year	Design Technique	Findings
			reverse bias compared to devices without graphene, significantly improving gate performance.
[65]	Yu et al. (2020)	MIS p-GaN-Gated HEMTs with Gate-All-Around Structure	The gate-all-around MIS p-GaN HEMT achieves an ultra-low gate leakage current of 10^{-8} mA/mm at $V_G=5V$, significantly outperforming conventional Schottky gate devices in terms of leakage suppression.
[19]	Chang et.al (2021)	p-GaN/AlGaIn/GaN HEMTs with an Indium-Tin-Oxide Gate Electrode	The study demonstrates that p-GaN/AlGaIn/GaN HEMTs with an indium-tin-oxide (ITO) gate electrode exhibit a significantly reduced gate leakage current, remaining stable up to a gate voltage of 11 V, surpassing the performance of traditional Ni/Au Schottky gate contacts.
[66]	L. Zhang et al. (2022)	p-Channel FET With SiN_x /GaON Staggered Gate Stack	The study demonstrates that GaN p-FETs with a SiN_x /GaON staggered gate stack exhibit significantly suppressed gate leakage currents at small gate voltages ($ V_G < 4$ V), attributed to the effective barriers provided by the GaON layer and the staggered band alignment.
[67]	Chand et al. (2022)	InAlN/AlN/GaN HEMT using aluminium gallium nitride back barrier	The study demonstrates that incorporating an AlGaIn back barrier in InAlN/AlN/GaN gate-recessed HEMTs reduces gate leakage current by up to 15 times compared to

Ref	Author Name & Year	Design Technique	Findings
			devices without a back barrier, enhancing power efficiency and reliability.
[68]	Baby et al. (2023)	TaN Gated p-GaN E-Mode HEMT	The device demonstrates a significantly reduced forward gate leakage current, achieving values three orders of magnitude lower than Ti/Au-gated devices. Its gate leakage is 60 $\mu\text{A}/\text{mm}$ at a gate voltage of 8 V and 150°C.
[69]	Dai et al. (2024)	AlGaIn/GaN HEMT with Island-Ohmic p-GaN	The proposed Island-Ohmic p-GaN gate HEMT (IO-PGaIn) achieves a moderate gate leakage current ($\sim 20 \mu\text{A}/\text{mm}$ at $V_{\text{GS}} = 6 \text{ V}$), significantly reducing leakage compared to Ohmic-p-GaN HEMTs while maintaining better stability than Schottky-p-GaN HEMTs.
[52]	Wang et al. (2024)	Ohmic-Like p-GaN Gate HEMT With a Built-In Reverse Diode	The ohmic-like p-GaN gate HEMT with a built-in diode demonstrates a significant reduction in gate leakage current, clamped at 0.3 mA/mm under a forward gate voltage of 100 V, showcasing improved gate reliability and thermal stability compared to conventional Schottky-contact devices.
[70]	Liu et al. (2024)	p-GaN HEMT With AlN/GaN/AlN Double Barriers Cap Layer	The p-GaN HEMT with an AlN/GaN/AlN double-barriers cap layer achieves an ultra-low gate leakage current of $2.74 \times 10^{-6} \text{ mA}/\text{mm}$

Ref	Author Name & Year	Design Technique	Findings
			at $V_{GS}=9$ V, a three-order reduction compared to conventional p-GaN HEMTs, demonstrating enhanced gate reliability.

Table 2.4: Literature on Analytical Modeling of Gate Leakage in GaN-HEMT

Ref	Author Name & Year	Design Technique	Findings
[71]	Khandelwal et al.(2011)	A Physics-Based Analytical Model for 2DEG Charge Density in AlGaIn/GaN HEMT Devices	The proposed physics-based analytical model for 2DEG charge density in AlGaIn/GaN HEMTs effectively captures the relationship between the Fermi level and 2DEG density, showing strong consistency with numerical results over a broad range of gate voltages.
[72]	Khandelwal et al.(2012)	A Physics-Based Compact Model for Drain Current in AlGaIn/GaN HEMT Devices	The proposed physics-based compact model for drain current in AlGaIn/GaN HEMTs accounts for key phenomena including velocity saturation, self-heating, and channel length modulation, and closely matches experimental data across different device structures and operating regimes.
[73]	Khandelwal et al.(2012)	A Physics-Based Compact Model of Gate Capacitance in AlGaIn/GaN HEMT Devices	The proposed physics-based compact model accurately predicts gate capacitance in AlGaIn/GaN HEMTs by incorporating a continuous

Ref	Author Name & Year	Design Technique	Findings
			analytical expression for 2DEG charge density, demonstrating strong agreement with experimental data across all operating regions.
[74]	Yigletu et al. (2013)	A Compact Charge-Based Physical Model for AlGaIn/GaN HEMTs	The compact charge-based physical model for AlGaIn/GaN HEMTs accurately determines 2DEG charge density by considering only the first energy level, simplifying the model while maintaining strong agreement with experimental I-V data.
[75]	Karumuri et al.(2014)	A Continuous Analytical Model for 2-DEG Charge Density in AlGaIn/GaN HEMTs Valid for All Bias Voltages	The proposed analytical model for 2DEG charge density in AlGaIn/GaN HEMTs considers both electron charges in the AlGaIn barrier layer and Fermi–Dirac statistics, providing continuous and accurate predictions of charge density across all operational regions.
[76]	Guang et al. (2015)	Formation of a two-dimensional electron gas at AlGaIn/GaN heterostructure and the derivation of its sheet density expression	The study derives a corrected analytical expression for the 2DEG sheet density in AlGaIn/GaN heterostructures, resolving confusion in widely cited models and demonstrating that the polarization-induced charge in AlGaIn alone contributes to the 2DEG formation.
[77]	Ghosh et al. (2017)	Modeling the Effect of the Two-Dimensional Hole Gas in a GaN/AlGaIn/GaN Heterostructure	The analytical model developed for GaN/AlGaIn/GaN hetero-structures includes the effects of the two-dimensional hole gas (2DHG) along

Ref	Author Name & Year	Design Technique	Findings
			with the 2DEG, accurately predicting electron concentration and surface barrier height, showing strong agreement with experimental data.
[78]	Albahrani et al.(2020)	Extreme Temperature Modeling of GaN HEMTs	The enhanced ASM-GaN compact model accurately incorporates temperature-dependent trapping effects to predict the behavior of AlGaIn/GaN HEMTs across a wide temperature range (22°C to 500°C), achieving strong alignment with experimental results.
[79]	Shanbhag et al.(2022)	Compact Modeling of Static and Transient Effects of Buffer Traps in GaN HEMTs	The proposed model for GaN HEMTs captures the buffer trap's static and transient effects, accurately predicting the shift in threshold voltage and reduction in 2DEG density under steady-state and pulsed conditions with excellent agreement with experimental data.
[80]	Bhat et al. (2024)	A Comprehensive Model for Gate Current in E-Mode p-GaN HEMTs	The proposed physics-based analytical model for gate current in p-GaN HEMTs integrates Schrödinger-Poisson equations to account for sub-band energy states and effectively predicts gate leakage mechanisms, including thermionic emission, Poole-Frenkel emission, and thermally assisted tunneling, across a wide bias and temperature range.

2.8 Research Gaps

While the literature demonstrates remarkable progress in GaN HEMT technology, several gaps remain, hindering the full realization of its potential in power electronics:

- High gate leakage in GaN HEMTs limits reliability is not fully solved.
- The impact of on-resistance on the efficient operation of GaN HEMT has not been thoroughly explored in the existing research.
- The breakdown voltage remains a crucial issue that must be addressed for GaN HEMT devices to withstand high voltages.
- Analytical models for gate leakage are limited and do not fully capture all leakage mechanisms for accurate optimization.

2.9 Summary

This chapter provided a comprehensive exploration of advancements and challenges in GaN HEMT technology, with a particular emphasis on their applications in power electronics. Through an extensive review of existing literature, this chapter has highlighted the transformative potential of GaN HEMTs in overcoming the limitations of traditional silicon-based power devices due to their superior material properties such as a wide bandgap, high breakdown voltage, and exceptional thermal stability.

The literature underscored significant progress in enhancing critical performance metrics such as breakdown voltage, on-resistance, and gate leakage current. Innovations like p-GaN gate engineering, buffer optimization, and passivation techniques have driven substantial improvements in device performance and reliability. Additionally, the development of advanced device architectures, including multi-channel heterostructures and field-plated designs, has paved the way for improved power density and efficiency. Analytical modeling efforts have further provided valuable insights into device behavior, enabling precise optimization for high-power and high-frequency applications.

This chapter has also identified emerging trends and technologies, such as GaN MIS-HEMTs and novel gate engineering techniques, that hold promise for addressing existing limitations. However, there remains a pressing need for innovative solutions to mitigate issues like current collapse and gate leakage. The insights gained from this literature review serve as a foundation for addressing the identified research gaps and advancing the field of GaN HEMT technology. The knowledge synthesized here not only contributes to the academic understanding of GaN HEMTs but also provides a roadmap for future research aimed at realizing their full potential in high-performance and reliable power electronics systems.

2.10 References

- [1] M. N. Yoder, "Wide bandgap semiconductor materials and devices," in IEEE Transactions on Electron Devices, vol. 43, no. 10, pp. 1633-1636, Oct. 1996, 10.1109/16.536807.
- [2] Foutz, B.E., O'Leary, S.K., Shur, M.S. and Eastman, L.F. 'Transient electron transport in wurtzite GaN, InN, and AlN', Journal of Applied Physics, vol.85, no.11, pp. 7727-7734, May 1999, 10.1063/1.370577.
- [3] Khan, M.A., Shur, M.S., Chen, Q., Kuznia, J.N. and Sun, C.J. 'Gated photodetector based on GaN/AlGaIn heterostructure field effect transistor', Electronics Letters, vol.31, no.5, pp. 398-400, March 1995, 10.1049/el:19950247.
- [4] Jelenski, A. 'Gallium nitride-new material for microwave and optoelectronics', Proceedings 12th International Conference on Microwaves and Radar (MIKON), vol.4, pp.147-158, Aug. 1998, 10.1109/MIKON.1998.738467.
- [5] F. M. Shah, H. M. Xiao, R. Li, M. Awais, G. Zhou and G. T. Bitew, "Comparative performance evaluation of temperature dependent characteristics and power converter using GaN, SiC and Si power devices," 2018 IEEE 12th International Conference on Compatibility, Power Electronics and Power

Engineering (CPE-POWERENG 2018), Doha, Qatar, 2018, pp. 1-7, 10.1109/CPE.2018.8372523.

[6] Ma, Chao-Tsung Gu, and Zhen-Huang, Review on Driving Circuits for Wide-Bandgap Semiconductor Switching Devices for Mid- to High-Power Applications. *Micromachines*, vol.12., no.65, Jan 2021, 10.3390/mi12010065.

[7] H. Morkoc, *Handbook of Nitride Semiconductors and Devices*, Wiley, 2008, 10.1002/9780470751533.

[8] B. Heying, X. H. Wu, S. Keller, Y. Wu, D. Kapolnek, and J. S. Speck, "Role of polarity inversion in polarity control of III-nitride light-emitting diodes and laser diodes," *Appl. Phys. Lett.*, vol. 68, no. 5, pp. 643-645, Jan. 1996, 10.1063/1.116681.

[9] Xiao-Guang He, De-Gang Zhao and De-Sheng Jiang, "Formation of two-dimensional electron gas at AlGa_N/Ga_N heterostructure and the derivation of its sheet density expression", *Chinese Physics B*, vol. 24, no. 6 ,April 2015 doi: 10.1088/1674-1056/24/6/067301.

[10] Asif Khan, M., A. Bhattarai, J. N. Kuznia, and D. T. Olson. , ``High electron mobility transistor based on a Ga_N AlGa_N heterojunction" *Applied Physics Letters*, vol.63, no.9, pp. 1214--1215, Jun. 1993, 10.1063/1.109775.

[11] Asif Khan, M., J. N. Kuznia, D. T. Olson, W. J. Schaff, J. W. Burm, and M. S. Shur, ``Microwave performance of a 0.25 um gate AlGa_N/Ga_N heterostructure field effect transistor." *Applied Physics Letters*, vol.65, no.9, pp. 1121--1123, Jun. 1994, 10.1063/1.112116.

[12] Y. . -F. Wu, B. P. Keller, S. Keller, D. Kapolnek, S. P. DenBaars and U. K. Mishra, "Ga_N HFETs and MODFETs with very high breakdown voltage and large transconductance," 1996 54th Annual Device Research Conference Digest, Jun, 1996, pp. 60-61, 10.1109/DRC.1996.546315.

- [13] L. F. Eastman, "AlGaIn/GaN microwave power HEMT's," GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 21st Annual. Technical Digest 1999 (Cat. No.99CH36369), Monterey, CA, USA, 1999, pp. 15-18, doi: 10.1109/GAAS.1999.803718.
- [14] S. Karmalkar and U. K. Mishra, "Enhancement of breakdown voltage in AlGaIn/GaN high electron mobility transistors using a field plate," in IEEE Transactions on Electron Devices, vol. 48, no. 8, pp. 1515-1521, Aug. 2001, doi: 10.1109/16.936500.
- [15] W. Saito, Y. Takada, M. Kuraguchi, K. Tsuda and I. Omura, "Recessed-gate structure approach toward normally off high-Voltage AlGaIn/GaN HEMT for power electronics applications," in IEEE Transactions on Electron Devices, vol. 53, no. 2, pp. 356-362, Feb. 2006, doi: 10.1109/TED.2005.862708.
- [16] M. H. Wong et al., "N-Face Metal–Insulator–Semiconductor High-Electron-Mobility Transistors With AlN Back-Barrier," in IEEE Electron Device Letters, vol. 29, no. 10, pp. 1101-1104, Oct. 2008, doi: 10.1109/LED.2008.2003543.
- [17] O. Hilt, F. Brunner, E. Cho, A. Knauer, E. Bahat-Treidel and J. Würfl, "Normally-off high-voltage p-GaN gate GaN HFET with carbon-doped buffer," 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs, San Diego, CA, USA, 2011, pp. 239-242, doi: 10.1109/ISPSD.2011.5890835.
- [18] G. Zhou et al., "Gate Leakage Suppression and Breakdown Voltage Enhancement in p-GaN HEMTs Using Metal/Graphene Gates," in IEEE Transactions on Electron Devices, vol. 67, no. 3, pp. 875-880, March 2020, doi: 10.1109/TED.2020.2968596.
- [19] C. -Y. Chang et al., "Demonstration of p-GaN/AlGaIn/GaN High Electron Mobility Transistors With an Indium–Tin–Oxide Gate Electrode," in IEEE Journal of

the Electron Devices Society, vol. 9, pp. 2-5, 2021, doi: 10.1109/JEDS-.2020.3030911.

[20] D. -G. Kim, J. -H. Yim, M. -K. Lee, M. -S. Chae, H. Kim and H. -Y. Cha, "P-GaN/p-AlGaN/AlGaIn/GaN Heterojunction Field-Effect Transistor With a Threshold Voltage of 6 V," in IEEE Electron Device Letters, vol. 45, no. 6, pp. 972-975, June 2024, doi: 10.1109/LED.2024.3391619.

[21] Zhao Kaiyuan, Yang Hanlin, Hu Yangyang, Cheng Xiaoy, Yin Luqiao, Guo Aiyang, Zhang Jianhua and Ren Kailin "P-GaN/AlGaIn/GaN Fin-HEMT with High Saturation Current and Enhanced V_{TH} Stability", IEEE Electron Device Letters. pp. 1-1, December 2024 10.1109/LED.2024.3466955.

[22] Liu Yong, Yu Qi and Du, Jiangfeng "Simulation design of a high-breakdown-voltage p-GaN-gate GaN HEMT with a hybrid AlGaIn buffer layer for power electronics applications", Journal of Computational Electronics, vol. 19, 2020, doi: 10.1007/s10825-020-01541-2.

[23] Y. Wang, S. Hu, J. Guo, H. Wu, T. Liu and J. Jiang, "Enhancement of Breakdown Voltage in p-GaN Gate AlGaIn/GaN HEMTs With a Stepped Hybrid GaN/AlN Buffer Layer," in IEEE Journal of the Electron Devices Society, vol. 10, pp. 197-202, 2022, doi: 10.1109/JEDS.2022.3145797.

[24] Meshram, Ashvinee, Sengupta Anumita, Bhattacharyya Tarun and Dutta, Gourab. (2023), "Normally-Off β -(Al_xGa_{1-x})₂O₃/Ga₂O₃ Modulation-Doped Field-Effect Transistors With p-GaN Gate: Proposal and Investigation" IEEE Transactions on Electron Devices. vol.70, pp. 454 – 460, 2023, doi:10.1109/TED.2022.3232049.

[25] J. Yang et al., "Insulated p-GaN Gate Active-Passivation HEMT Maintaining Effective Hole Injection for Low Dynamic ON-Resistance," in IEEE Electron Device Letters, vol. 45, no. 6, pp. 980-983, June 2024, doi: 10.1109/LED.2024.3390770.

[26] J. Yang et al., "Suppression of Hot-Electron-Induced Dynamic RON Degradation in p-GaN Gate HEMT Using Active Passivation and Virtual Body,"

2024 36th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Bremen, Germany, 2024, pp. 530-533, doi: 10.1109/ISPSD-59661.2024.10579577.

[27] Y. Zhang et al., "Demonstration of the p-GaN Gate HEMT with Crystalline GaOx/GaOxN_{1-x}Passivation," 2024 36th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Bremen, Germany, 2024, pp. 303-306, doi: 10.1109/ISPSD59661.2024.10579618.

[28] S. Yang et al., "AlGa_N/Ga_N MIS-HEMTs With High-kappa LaLuO₃ Gate Dielectric," in IEEE Electron Device Letters, vol. 33, no. 7, pp. 979-981, July 2012, doi: 10.1109/LED.2012.2195291.

[29] T. -H. Hung, P. S. Park, S. Krishnamoorthy, D. N. Nath and S. Rajan, "Interface Charge Engineering for Enhancement-Mode Ga_N MIS-HEMTs," in IEEE Electron Device Letters, vol. 35, no. 3, pp. 312-314, March 2014, doi: 10.1109/LED-.2013.2296659.

[30] W. H. Tham, L. K. Bera, D. S. Ang, S. B. Dolmanan, T. N. Bhat and S. Tripathy, "Al_x Ga_{1-x}N/Ga_N MIS-HEMTs With a Common Gold-Free Metal-Stack for Source/Drain/Gate," in IEEE Electron Device Letters, vol. 36, no. 12, pp. 1291-1294, Dec. 2015, doi: 10.1109/LED.2015.2491362.

[31] C. Yang et al., "AlGa_N/Ga_N MIS-HEMT With AlN Interface Protection Layer and Trench Termination Structure," in IEEE Transactions on Electron Devices, vol. 65, no. 11, pp. 5203-5207, Nov. 2018, doi: 10.1109/TED.2018.2868104.

[32] W. Sun et al., "Investigation of Trap-Induced Threshold Voltage Instability in Ga_N-on-Si MIS-HEMTs," in IEEE Transactions on Electron Devices, vol. 66, no. 2, pp. 890-895, Feb. 2019, doi: 10.1109/TED.2018.2888840.

[33] Y. -P. Huang, C. -C. Huang, C. -S. Lee and W. -C. Hsu, "High-Performance Normally-OFF AlGa_N/Ga_N Fin-MIS-HEMT on Silicon With Low Work Function

Metal-Source Contact Ledge," in IEEE Transactions on Electron Devices, vol. 67, no. 12, pp. 5434-5440, Dec. 2020, doi: 10.1109/TED.2020.3031876.

[34] S. Dutta Gupta, V. Joshi, R. R. Chaudhuri and M. Shrivastava, "Unique Gate Bias Dependence of Dynamic ON-Resistance in MIS-Gated AlGa_N/Ga_N HEMTs and Its Dependence on Gate Control Over the 2-DEG," in IEEE Transactions on Electron Devices, vol. 69, no. 3, pp. 1608-1611, March 2022, doi: 10.1109/TED.2022.3144378.

[35] A. -C. Liu et al., "Investigation of AlGa_N/Ga_N MIS-HEMTs with Varied AlGa_N Barrier Depths via a Low Damage ALE Process," 2024 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA), HsinChu, Taiwan, 2024, pp. 1-2, doi: 10.1109/VLSITSA60681.2024.10546429.

[36] H. Chen, M. Wang and K. J. Chen, "Self-aligned enhancement-mode AlGa_N/Ga_N HEMTs using 25 keV fluorine ion implantation," 68th Device Research Conference, Notre Dame, IN, USA, 2010, pp. 137-138, doi: 10.1109/DRC-.2010.5551879.

[37] O. Hilt, F. Brunner, E. Cho, A. Knauer, E. Bahat-Treidel and J. Würfl, "Normally-off high-voltage p-GaN gate Ga_N HFET with carbon-doped buffer," 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs, San Diego, CA, USA, 2011, pp. 239-242, doi: 10.1109/ISPSD.2011.5890835.

[38] L. -Y. Su, F. Lee and J. J. Huang, "Enhancement-Mode Ga_N-Based High-Electron Mobility Transistors on the Si Substrate With a P-Type Ga_N Cap Layer," in IEEE Transactions on Electron Devices, vol. 61, no. 2, pp. 460-465, Feb. 2014, doi: 10.1109/TED.2013.2294337.

[39] A. Chitransh, S. Moonka, A. Priya, S. Prasad, A. Sengupta and A. Islam, "Analysis of breakdown voltage of a field plated High Electron Mobility Transistor," 2017 Devices for Integrated Circuit (DevIC), Kalyani, India, 2017, pp. 167-169, doi: 10.1109/DEVIC.2017.8073929.

- [40] C. Yang et al., "AlGa_N/Ga_N MIS-HEMT With AlN Interface Protection Layer and Trench Termination Structure," in *IEEE Transactions on Electron Devices*, vol. 65, no. 11, pp. 5203-5207, Nov. 2018, doi: 10.1109/TED.2018.2868104.
- [41] Fletcher Augustine, D.Nirmal, J. Ajayan and Arivazhagan L, "Analysis of AlGa_N/Ga_N HEMT using Discrete Field plate technique for High Power and High-Frequency Applications", *AEU - International Journal of Electronics and Communications*, vol. 99, 2018, doi: 10.1016/j.aeue.2018.12.006.
- [42] X. Liu et al., "A Ga_N-based RB-MIS-HEMT with Schottky-MIS hybrid Drain and TUG-AlGa_N Barrier Layer," 2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), Xi'an, China, 2019, pp. 1-3, doi: 10.1109/EDSSC.2019.8754445.
- [43] X. Zhang, L. Wang, W. Li, L. Tao and X. Chen, "Gallium Nitride Dual Two - Dimensional Electron Gas HEMT with a Good Performance: Based on TCAD simulations," 2020 21st International Conference on Electronic Packaging Technology (ICEPT), Guangzhou, China, 2020, pp. 1-4, doi: 10.1109/ICEPT50128.2020.9202882.
- [44] Y. -P. Huang, C. -C. Huang, C. -S. Lee and W. -C. Hsu, "High-Performance Normally-OFF AlGa_N/Ga_N Fin-MIS-HEMT on Silicon With Low Work Function Metal-Source Contact Ledge," in *IEEE Transactions on Electron Devices*, vol. 67, no. 12, pp. 5434-5440, Dec. 2020, doi: 10.1109/TED.2020.3031876.
- [45] C. Zhang et al., "Super Field Plate Technique That Can Provide Charge Balance Effect for Lateral Power Devices Without Occupying Drift Region," in *IEEE Transactions on Electron Devices*, vol. 67, no. 5, pp. 2218-2222, May 2020, doi: 10.1109/TED.2020.2981264.
- [46] Bhat Aasif, Shafi Nawaz, Sahu Chitrakant and C .Periasamy, "Analysis of AlGa_N/Ga_N HEMT and Its Operational Improvement Using a Grated Gate Field

Plate”, Journal of Electronic Materials, vol. 50, 2021, doi:10.1007/s11664-021-09151-9.

[47] H. Du et al., "GaN High-Electron-Mobility-Transistor on Free- Standing GaN Substrate With Low Contact Resistance and State-of-the-Art $fT \times LG$ Value," in IEEE Transactions on Electron Devices, vol. 69, no. 3, pp. 968-972, March 2022, doi: 10.1109/TED.2021.3138954.

[48] X. Wei et al., "Improvement of Breakdown Voltage and ON-Resistance in Normally-OFF AlGaN/GaN HEMTs Using Etching-Free p-GaN Stripe Array Gate," in IEEE Transactions on Electron Devices, vol. 68, no. 10, pp. 5041-5047, Oct. 2021, doi: 10.1109/TED.2021.3105088.

[49] B. Hult, M. Thorsell, J. -T. Chen and N. Rorsman, "High Voltage and Low Leakage GaN-on-SiC MIS-HEMTs on a “Buffer-Free” Heterostructure," in IEEE Electron Device Letters, vol. 43, no. 5, pp. 781-784, May 2022, doi: 10.1109/LED.2022.3163885.

[50] J. Cui et al., "High-Voltage E-Mode p-GaN Gate HEMT on Sapphire With Gate Termination Extension," in IEEE Transactions on Electron Devices, vol. 71, no. 3, pp. 1592-1597, March 2024, doi: 10.1109/TED.2024.3359174.

[51] C. Langpoklakpam, Y. -K. Hsiao, C. -H. Lin and H. -C. Kuo, "Effects of Drain Field Plate Structure and Passivation Dielectrics on Breakdown Voltage of GaN MIS-HEMT," 2023 IEEE Workshop on Wide Bandgap Power Devices and Applications in Asia (WiPDA Asia), Hsinchu, Taiwan, 2023, pp. 1-4, doi: 10.1109/WiPDAAAsia58218.2023.10261929.

[52] H. Wang et al., "Enhanced Gate Reliability of Ohmic-Like p-GaN Gate HEMT With a Built-in Reverse Diode," in IEEE Transactions on Electron Devices, vol. 71, no. 4, pp. 2355-2360, April 2024, doi: 10.1109/TED.2024.3365454.

- [53] S. Kumar et al., "1.2 kV Enhancement-Mode p-GaN Gate HEMTs on 200 mm Engineered Substrates," in *IEEE Electron Device Letters*, vol. 45, no. 4, pp. 657-660, April 2024, doi: 10.1109/LED.2024.3361164.
- [54] Q. Jiang, C. Liu, Y. Lu and K. J. Chen, "1.4-kV AlGaIn/GaN HEMTs on a GaN-on-SOI Platform," in *IEEE Electron Device Letters*, vol. 34, no. 3, pp. 357-359, March 2013, doi: 10.1109/LED.2012.2236637.
- [55] J. Wei *et al.*, "Low On-Resistance Normally-Off GaN Double-Channel Metal–Oxide–Semiconductor High-Electron-Mobility Transistor," in *IEEE Electron Device Letters*, vol. 36, no. 12, pp. 1287-1290, Dec. 2015, doi: 10.1109/LED.2015.2489228.
- [56] K. Cen, Z. Jianjun, K. Yuechan, Z. Kai and C. Tangsheng, "Enhancement-mode GaN HEMT power electronic device with low specific on resistance," *2017 14th China International Forum on Solid State Lighting: International Forum on Wide Bandgap Semiconductors China (SSLChina: IFWS)*, Beijing, China, 2017, pp. 183-185, doi: 10.1109/IFWS.2017.8246005.
- [57] Z. Wang et al., "2.5 kV/1.95 GW/cm² AlGaIn/GaN-Based Lateral Schottky Barrier Diodes With a High-k Field Plate to Reduce Reverse Current," in *IEEE Transactions on Electron Devices*, vol. 71, no. 6, pp. 3811-3817, June 2024, doi: 10.1109/TED.2024.3388377.
- [58] J. Shen et al., "660-V/1.99-mΩ.cm² Low-Current-Collapse p-GaN/AlGaIn/GaN HEMTs With Selective Regrowth AlN/AlGaIn Strain Layers," in *IEEE Transactions on Electron Devices*, vol. 71, no. 3, pp. 1523-1528, March 2024, doi: 10.1109/TED.2023.3339712.
- [59] Y. -S. Chen et al., "Benefits of Combining Gate-Field Plates Design and Hybrid Drains on Gold-Free GaN HEMT Devices," *2024 31st International Workshop on Active-Matrix Flatpanel Displays and Devices (AM-FPD)*, Kyoto, Japan, 2024, pp. 136-139, doi: 10.23919/AM-FPD61635.2024.10615716.

- [60] Rajabil Saba, Orouji Ali, Amini Moghadam Hamid, Jamali Mahabadi, Seyed Ehsan and Fathipour Morteza, "A novel AlGa_N/Ga_N/AlGa_N double-heterojunction high electron mobility transistor for performance improvement", 2011 - International Conference on Signal Processing, Communication, Computing and Networking Technologies, ICSCCN-2011. 10.1109/ICSCCN.2011.6024636.
- [61] T. J. Anderson *et al.*, "Nanocrystalline Diamond-Gated AlGa_N/Ga_N HEMT," in *IEEE Electron Device Letters*, vol. 34, no. 11, pp. 1382-1384, Nov. 2013, doi: 10.1109/LED.2013.2282968.
- [62] S. Huang *et al.*, "High Uniformity Normally-OFF Ga_N MIS-HEMTs Fabricated on Ultra-Thin-Barrier AlGa_N/Ga_N Heterostructure," in *IEEE Electron Device Letters*, vol. 37, no. 12, pp. 1617-1620, Dec. 2016, doi: 10.1109/LED.2016.2617381.
- [63] Z. Tang, S. Huang, Q. Jiang, S. Liu, C. Liu and K. J. Chen, "600V 1.3m μ ·cm² low-leakage low-current-collapse AlGa_N/Ga_N HEMTs with Al_N/SiN_x passivation," *2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD)*, Kanazawa, Japan, 2013, pp. 191-194, doi: 10.1109/ISPSD-2013.6694478.
- [64] G. Zhou *et al.*, "Gate Leakage Suppression and Breakdown Voltage Enhancement in p-Ga_N HEMTs Using Metal/Graphene Gates," in *IEEE Transactions on Electron Devices*, vol. 67, no. 3, pp. 875-880, March 2020, doi: 10.1109/TED.2020.2968596.
- [65] C. -J. Yu, C. -W. Hsu, M. -C. Wu, W. -C. Hsu, C. -Y. Chuang and J. -Z. Liu, "Improved DC and RF Performance of Novel MIS p-Ga_N-Gated HEMTs by Gate-All-Around Structure," in *IEEE Electron Device Letters*, vol. 41, no. 5, pp. 673-676, May 2020, doi: 10.1109/LED.2020.2980584.
- [66] L. Zhang *et al.*, "Gate Leakage and Reliability of Ga_N -Channel FET With SiN_x/GaON Staggered Gate Stack," in *IEEE Electron Device Letters*, vol. 43, no. 11, pp. 1822-1825, Nov. 2022, doi: 10.1109/LED.2022.3206470.

- [67] Chand Nisarga, Adak Sarosij, Sarkar Angsuman, Biswal Sudhansu and Swain Sanjit. "Performance enhancement of normally off InAlN/AlN/GaN HEMT using aluminium gallium nitride back barrier", *Computers & Electrical Engineering*, vol 98, 2022, doi: 10.1016/j.compeleceng.2022.107695.
- [68] R. Baby, K. Reshma, H. Chandrasekar, R. Muralidharan, S. Raghavan and D. N. Nath, "Study of TaN-Gated p-GaN E-Mode HEMT," in *IEEE Transactions on Electron Devices*, vol. 70, no. 4, pp. 1607-1612, April 2023, doi: 10.1109/TED-2023.3241132.
- [69] X. Dai et al., "Island-ohmic-PGaN Gate HEMT: Toward Steep Subthreshold Swing and Enhanced Threshold Stability," in *IEEE Electron Device Letters*, vol. 45, no. 6, pp. 988-991, June 2024, doi: 10.1109/LED.2024.3390678.
- [70] K. Liu et al., "Ultra-Low Gate Leakage Current and Enhanced Gate Reliability in p-GaN HEMT With AlN/GaN/AlN Double Barriers Cap Layer," in *IEEE Electron Device Letters*, vol. 45, no. 10, pp. 1736-1739, Oct. 2024, doi: 10.1109/LED-2024.3435501.
- [71] S. Khandelwal, N. Goyal and T. A. Fjeldly, "A Physics-Based Analytical Model for 2DEG Charge Density in AlGaIn/GaN HEMT Devices," in *IEEE Transactions on Electron Devices*, vol. 58, no. 10, pp. 3622-3625, Oct. 2011, doi: 10.1109/TED-2011.2161314.
- [72] S. Khandelwal and T. A. Fjeldly, "A physics based compact model for drain current in AlGaIn/GaN HEMT devices," 2012 24th International Symposium on Power Semiconductor Devices and ICs, Bruges, Belgium, 2012, pp. 241-244, doi: 10.1109/ISPSD.2012.6229068.
- [73] S. Khandelwal and T. A. Fjeldly, "A physics based compact model of gate capacitance in AlGaIn/GaN HEMT devices," 2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDACS), Playa del Carmen, Mexico, 2012, pp. 1-4, doi: 10.1109/ICCDACS.2012.6188891.

- [74] F. M. Yigletu, B. Iñiguez, S. Khandelwal and T. A. Fjeldly, "A compact charge-based physical model for AlGaIn/GaN HEMTs," 2013 IEEE Radio and Wireless Symposium, Austin, TX, USA, 2013, pp. 274-276, doi: 10.1109/RWS-2013.6486712.
- [75] N. Karumuri, S. Turuvekere, N. DasGupta and A. DasGupta, "A Continuous Analytical Model for 2-DEG Charge Density in AlGaIn/GaN HEMTs Valid for All Bias Voltages," in IEEE Transactions on Electron Devices, vol. 61, no. 7, pp. 2343-2349, July 2014, doi: 10.1109/TED.2014.2322697.
- [76] He Xiaoguang, Zhao De-Gang and Jiang De-Sheng, "Formation of two-dimensional electron gas at AlGaIn/GaN heterostructure and the derivation of its sheet density expression", Chinese Physics B., vol. 24, 2015, doi:10.1088/1674-1056/24/6/067301.
- [77] J. Ghosh, A. Laha, D. Saha and S. Ganguly, "Modeling the effect of the two-dimensional hole gas in a GaN/AlGaIn/GaN heterostructure," 2017 Joint International EUROSIOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSIOI-ULIS), Athens, Greece, 2017, pp. 156-159, doi: 10.1109/ULIS.2017.7962588.
- [78] S. A. Albahrani et al., "Extreme Temperature Modeling of AlGaIn/GaN HEMTs," in IEEE Transactions on Electron Devices, vol. 67, no. 2, pp. 430-437, Feb. 2020, doi: 10.1109/TED.2019.2960573.
- [79] A. Shanbhag, M. P. Sruthi, A. Chakravorty, N. DasGupta and A. DasGupta, "Compact Modeling of Static and Transient Effects of Buffer Traps in GaN HEMTs," in IEEE Transactions on Electron Devices, vol. 69, no. 3, pp. 999-1005, March 2022, doi: 10.1109/TED.2022.3145334.
- [80] Z. Bhat and S. A. Ahsan, "A Comprehensive Model for Gate Current in E-Mode p-GaN HEMTs," in IEEE Transactions on Electron Devices, vol. 71, no. 3, pp. 1812-1819, March 2024, doi: 10.1109/TED.2024.3356

CHAPTER 3

OPTIMIZATION AND SUPPRESSION OF GATE LEAKAGE CURRENT

3.1 Introduction

The previous chapter explored the development and evolution of GaN HEMT technology over the years, highlighting the key research contributions that inspired further exploration into related structures and underlying principles. This chapter presents the optimization and analysis of novel p-GaN HEMT designs aimed at improving performance in power electronics applications by reducing gate leakage current. The first approach introduces an enhancement-mode GaN HEMT that integrates a p-GaN layer with an HfO₂ dielectric beneath the metal gate. The p-GaN layer acts as a barrier to suppress tunneling, while the HfO₂ layer, with a lower density of trap sites compared to SiN, further reduces gate leakage. This device demonstrates superior performance, achieving lower leakage current, higher maximum drain current, and an improved threshold voltage. The second approach explores a Gaussian-doped p-GaN HEMT, where donor impurities are introduced into the GaN channel layer through a controlled doping profile. This method effectively minimizes electric field variations at the channel interface, significantly reducing gate leakage current and enhancing off-state performance. The third approach features an Omega (Ω)-shaped gate p-GaN MIS-HEMT, which encapsulates the dielectric layer above the p-GaN layer to ensure a more uniform stress distribution, thereby minimizing dielectric breakdown risks and enhancing device reliability. Optimization efforts focused on the gate dielectric's thickness, length, and material, leading to improved breakdown voltage, higher threshold voltage, and reduced gate leakage current. Comparative analysis highlights the superior performance of the proposed devices over conventional designs, demonstrating key improvements in gate leakage current, breakdown voltage,

threshold voltage, on-current, and transconductance. Additionally, optimization strategies targeting gate leakage reduction are employed to achieve optimal device performance, making these designs suitable for high-power electronics applications.

3.2 An Enhancement Mode GaN HEMT with MIS and p-GaN structure

This section introduces a novel enhancement-mode GaN HEMT (MGHEMT) designed to reduce gate leakage current by integrating a p-GaN layer and an HfO₂ layer beneath the metal gate. The p-GaN layer acts as a barrier to suppress tunneling, while the HfO₂ layer, with its lower density of trap sites compared to SiN, further minimizes gate leakage. In this design, the p-GaN layer forms a Schottky contact with the gate, and the incorporation of the MIS structure within the gate area enhances gate control, reduces leakage current, and increases current capacity. Additionally, the proposed device demonstrates superior performance in terms of reduced gate leakage current, enhanced maximum drain current, and an improved threshold voltage compared to reported devices. The selective passivation on the drain side lowers capacitance, potentially improving device speed and performance, while the dielectric layer, with its higher bandgap compared to p-GaN, provides a more substantial potential barrier, effectively reducing tunneling current through the gate dielectric.

3.2.1 Device structure, Calibration, and Simulation setup

Fig. 3.1 (a) and Fig. 3.1 (b) depict the schematic diagrams of the conventional p-GaN HEMT and the proposed MGHEMT, respectively. The MGHEMT design incorporates a p-GaN layer in parallel with an HfO₂ layer, which is positioned beneath the metal gate within the device architecture. The structural parameters of the proposed MGHEMT are summarized in Table 3.1. The AlGaN barrier layer features an aluminum composition of 0.2, while the p-GaN layer in both devices has a doping concentration of $3 \times 10^{17} \text{ cm}^{-3}$.

For calibration purposes, the p-GaN HEMT design included parameters such as a $2 \mu\text{m Al}_{0.25}\text{Ga}_{0.75}\text{N}$ buffer layer, an 85 nm GaN channel layer, a 15 nm $\text{Al}_{0.26}\text{Ga}_{0.74}\text{N}$

barrier layer, and a 110 nm thick p-GaN layer [1]. Figure 3.2 compares the experimental and simulated transfer characteristics, demonstrating excellent




Fig. 3.1: The schematic diagram of (a) the conventional device and (b) the proposed MG-HEMT

Table 3.1: The structural parameters of the proposed MGHEMT

S.No.	Parameter	Value
1.	p-GaN layer in parallel with the HfO_2 layer thickness ($T_{Parallel}$)	110 nm
2.	AlGaIn barrier layer thickness ($T_{AlGaInbarrier}$)	15 nm
3.	GaN channel layer thickness ($T_{GaNchannel}$)	85 nm
4.	GaN buffer layer thickness ($T_{GaNbuffer}$)	2 μ m
5.	SiN passivation layer thickness ($T_{SiNpassivation}$)	300 nm

agreement and confirming the accuracy of the simulation models. These simulations utilized the SRH model, GaN polarization model, high- and low-field mobility models, Fermi–Dirac statistics, and the Toyabe model. Furthermore, carrier transport in the channel was modeled using drift-diffusion transport based on Boltzmann theory, providing a comprehensive simulation framework [1].




Fig. 3: Calibration of the p-GaN HEMT

3.2.2 Results and Discussion

This section examines the DC and AC characteristics of the proposed device. Fig. 3.3(a) illustrates the electric field characteristics in the MGHEMT for various dielectric constants of the insulator layer. To enhance device performance, a high-k dielectric material was employed, known for its superior charge storage capacity compared to low-k alternatives. This selection effectively reduces the electric field within the device, as high-k materials inherently provide greater capacitance per unit area. Fig. 3.3(b) demonstrates the corresponding gate leakage current, showing that the reduced electric field lowers the likelihood of electron tunneling. HfO₂, with its high dielectric constant, achieves the lowest electric field and gate leakage current, making it the optimal dielectric material for the device.

To further optimize device performance, minimizing gate leakage current was critical for improving reliability. Simulations were conducted by varying the length of the HfO_2 dielectric layer (L_{dt}) to study its effect on the device's electrical characteristics. Adjusting L_{dt} systematically from 2.5 μm to 2.8 μm in 0.1 μm increments, while keeping other parameters constant, revealed that the lowest gate leakage current occurred at $L_{dt} = 2.7 \mu\text{m}$. This length represents the optimal value for reducing leakage and enhancing reliability, as shown in Fig. 3.4(a). Temperature-dependent gate current versus gate voltage (I_g - V_g) curves were also analyzed over a temperature range of 200 K to 400 K. The results (in Fig. 3.4(b)) show that gate leakage current increases with temperature due to higher carrier concentrations and thermal energy, which facilitate tunneling.




Fig. 3.3: The comparison of the proposed device with respect to the dielectric constant of the insulating layer (a) the electric field and (b) the gate leakage current.

A comparative analysis of the DC and AC characteristics of the conventional p-GaN HEMT and the optimized MGHEMT was performed. Fig. 3.5(a) reveals the electric field distributions, highlighting the effective suppression of the channel electric field in the proposed device due to the HfO_2 dielectric layer [2]. Consequently, the proposed device exhibits a significantly lower gate leakage current, as presented in Fig. 3.5(b). The C-V characteristics of the MGHEMT, presented in Fig. 3.6(a), demonstrate its superior performance over the conventional p-GaN HEMT, with

reduced parasitic capacitance and lower power consumption. Fig. 3.6(b) compares transconductance, where the proposed device outperforms the conventional p-GaN HEMT, indicating improved current drive capability.




Fig. 3.4: (a) The gate leakage current for different values of length of the HfO_2 dielectric layer (L_{dt}), and (b) The temperature-dependent I_g - V_g curves of the proposed device from 200 K to 400 K.




Fig. 3.5: (a) The electric field and (b) the gate leakage current comparison of the proposed and conventional device.

Fig. 3.7(a) and Fig. 3.7(b) depict the I_d - V_d and I_d - V_g characteristics, respectively. In Fig. 3.7(a), the MGHEMT achieves a significantly higher maximum drain current ($I_{ds,max}$), reaching $1 A/\mu m$, surpassing the $0.6 A/\mu m$ of the conventional p-GaN

HEMT. Additionally, fixed charges at the interface or within the HfO_2 layer influence the device's threshold voltage, as shown in Fig. 3.7(b). Table 3.2 provides a comparative summary of the proposed MGHEMT and previously reported devices.




Fig. 3.6:(a) Gate capacitance and (b) transconductance comparison of the proposed and conventional device.




Fig. 3.7:(a) I_d - V_d and (b) I_d - V_g characteristics comparison of the conventional and proposed device

3.3 A Gaussian Doped p-GaN HEMT

A novel p-GaN HEMT has been designed and investigated to enhance performance in power electronics applications by employing a Gaussian doping technique to introduce donor impurities into the GaN channel layer. This controlled doping

Table 3.2: Comparison of performance parameters of the proposed device with the reported literature

Reference	Gate Leakage Current (A/ μm)	Maximum Drain Current (A/ μm)	Threshold Voltage (V)
[3]	10^{-15}	0.35	2.5
[4]	10^{-18}	0.8	-15
[5]	10^{-17}	0.7	-5
Conventional p-GaN HEMT	10^{-12}	0.6	0.49
This work	10^{-21}	1	5

approach creates a gradual doping profile, minimizing electric field variations at the channel interface and significantly reducing gate leakage current, thereby improving the device's off-state performance. Comparative analysis demonstrates that the proposed device outperforms conventional p-GaN HEMTs without doping in the GaN channel layer, achieving reduced gate leakage current, higher maximum drain current, increased on-current, and enhanced transconductance. Optimization strategies are employed to further minimize gate leakage current and achieve optimal device performance. Additionally, a comparative evaluation of the proposed device's performance parameters against those of previously reported devices has been presented. By effectively reducing leakage current, Gaussian-doped GaN HEMTs improve efficiency, making them highly suitable for high-performance power electronics applications where leakage control is critical.

3.3.1 Device structure, Calibration, and Simulation setup

Fig. 3.8(a) and Fig. 3.8(b) illustrate the schematic structures of the conventional p-GaN HEMT and the proposed Gaussian Doped High Electron Mobility Transistor (GDHEMT), respectively. The GDHEMT design incorporates a Gaussian doping technique to introduce donor impurities into the GaN channel layer. Table 3.3 outlines the parameters of the proposed GDHEMT structure. Both devices feature an AlGaN barrier layer with an aluminum composition of 0.2 and a p-GaN layer with a doping concentration of $3 \times 10^{17} \text{ cm}^{-3}$.




Fig. 3.8: The schematic diagram of (a) the conventional device and (b) the proposed GD-HEMT.


3.3.2 Results and Discussion

This section explores the DC characteristics of the proposed GDHEMT, comparing them with those of the conventional device to evaluate performance differences. Fig. 3.9(a) illustrates the electric field characteristics of the GDHEMT for various doping concentrations in the GaN channel layer. The incorporation of the Gaussian doping technique introduces donor impurities into the channel, creating a smooth doping profile that minimizes electric field variations at the channel interface. A higher


donor concentration (N_D) increases charge density and ensures a more uniform distribution of charge carriers, effectively reducing gate leakage current and improving the device's off-state performance, as presented in Fig. 3.9(b).

Table 3.3: The structural parameters of the proposed GD-HEMT

S.No.	Parameter	Value
1.	p-GaN layer thickness (T_{GaN})	110 nm
2.	AlGaIn barrier layer thickness ($T_{AlGaInbarrier}$)	15 nm
3.	GaN channel layer thickness ($T_{GaNchannel}$)	85 nm
4.	GaN buffer layer thickness ($T_{GaNbuffer}$)	2 μm



(a)



(b)

Fig. 3.9: The comparison of the proposed GD-HEMT with respect to dopant concentration (a) the electric field and (b) the gate leakage current.

Fig. 3.10(a) presents the electric field distributions, highlighting the reduction of the electric field within the channel of the GDHEMT, achieved through Gaussian doping

of the channel layer. Consequently, as depicted in Fig. 3.10(b), the GDHEMT exhibits significantly lower gate leakage current compared to the conventional device, which lacks channel doping.

Fig. 3.11 compares the I_d - V_g characteristics, demonstrating that the GDHEMT outperforms the conventional p-GaN HEMT. The proposed device achieves a notably higher on-current and improved current drive capability. Fig. 3.12 compares the I_d - V_d characteristics of the GDHEMT and the conventional device, showing a maximum drain current ($I_{ds,max}$) of 0.75 A/ μm for the GDHEMT, surpassing the 0.69 A/ μm achieved by the conventional device. Table 3.4 provides a detailed comparison of the performance parameters of the proposed GDHEMT with those of previously reported devices.




Fig. 3.10: (a) The electric field and (b) the gate leakage current comparison of the proposed and conventional device.

3.4 Omega(Ω)-Shaped gate p-GaN MIS-HEMT

This section focuses on the optimization and analysis of a novel p-GaN MIS-HEMT featuring an Omega (Ω)-shaped gate structure that encapsulates the dielectric layer above the p-GaN layer. This design effectively reduces stress on the gate dielectric, ensuring a more uniform stress distribution, minimizing the risk of dielectric

breakdown, and enhancing device reliability. The increased distance between the Ω -shaped gate and the channel reduces gate leakage current, lowering power consumption. Optimization efforts targeted key design parameters, including gate dielectric thickness, length, and material, to achieve optimal performance. Simulation results, validated through experimental calibration, indicate that increasing the gate dielectric thickness improves threshold voltage, reduces gate leakage current, and enhances breakdown voltage. Extending the gate dielectric length further enhances threshold voltage and breakdown voltage, while selecting a high-k dielectric material significantly boosts breakdown voltage. The comparison of the proposed device with state-of-the-art devices indicates that the proposed device is superior in terms of improved breakdown voltage, higher threshold voltage, and reduced gate leakage current. Furthermore, a detailed sequence of fabrication steps has been outlined for practical realization.




Fig. 3.11: I_d - V_g comparison of the proposed GD-HEMT and the conventional device

3.4.1 Device structure, simulation setup, calibration, and fabrication

The proposed device, depicted in Fig. 3.14, features an Ω -shaped gate encircling the dielectric layer above the p-GaN layer. The structure consists of multiple layers, including a 110 nm thick p-GaN layer, a 15 nm thick AlGaIn barrier, an 85 nm thick

GaN channel, a 2 μm thick GaN buffer, and a 165 nm thick SiN passivation layer. It also incorporates three electrodes for the source, gate, and drain. The AlGaIn barrier




Fig. 3.12: I_d - V_d comparison of the proposed GD-HEMT and the conventional device

Table 3.4: Comparison of performance parameters of the proposed GD-HEMT with the reported devices

Reference	Gate Leakage Current ($\text{A}/\mu\text{m}$)	$I_{ds,max}$ ($\text{A}/\mu\text{m}$)	g_m (S)
[3]	10^{-15}	0.35	-
[4]	10^{-18}	0.8	-
[5]	10^{-17}	0.7	0.6
Conventional p-GaN HEMT	10^{-21}	0.6	0.2
This work	10^{-23}	0.75	1

layer contains 30% Aluminum, and the p-GaN layer has a doping density of $3 \times 10^{15}/\text{cm}^3$. Fabrication of the proposed device follows a CMOS-compatible process, outlined in Fig. 3.15(a) to 3.15(g). The layers, including the 110 nm p-GaN layer, 15 nm AlGaIn barrier, 85 nm GaN channel, and 2 μm GaN buffer, are grown via metal-organic chemical vapor deposition (MOCVD), as shown in Fig. 3.15 (a).

Device isolation is achieved using Cl_2/BCl_3 -based ICP-RIE, depicted in Fig. 3.15(b). Ohmic contacts are deposited for the source and drain, as shown in Fig. 3.15(c). The gate dielectric (HfO_2) is grown exclusively over the p-GaN cap region through a controlled deposition process. After the p-GaN layer is formed, an omega-shaped etching process is used to define the gate structure. The gate dielectric is deposited only on the p-GaN cap area, leaving other regions exposed, as shown in Fig. 3.15(d) and Fig. 3.15(e). Following this, metal (Ni/Au) is deposited to form the gate, and a self-alignment process ensures precise alignment with the etched features, eliminating additional masking steps, as illustrated in Fig. 3.15(f). Annealing enhances the metal-semiconductor interface properties for optimal device performance. Finally, a SiN_x passivation layer is deposited using plasma-enhanced chemical vapor deposition (PECVD), as shown in Fig. 3.15(g). This fabrication process enables precise gate dielectric coverage and alignment, optimizing the characteristics of the Ω -shaped p-GaN MIS-HEMT.

3.4.2 Results and Discussion

This section conducts a thorough analysis focused on enhancing the essential performance metrics of the proposed device. The target parameters for improvement include the breakdown voltage, threshold voltage, and gate leakage current. The optimization strategy systematically investigates the gate dielectric properties, specifically its length, thickness, and dielectric constant. By strategically varying these parameters, the study evaluates their influence on the device's performance and operational characteristics. The objective is to determine the most effective configuration that increases breakdown voltage, refines threshold voltage, and minimizes gate leakage current, ultimately improving the device's efficiency and reliability.

3.4.2.1 Effects of variation in the gate dielectric material

The influence of varying the dielectric constant of the gate dielectric material on the device's performance is analyzed. The materials considered in the simulation include SiN , Al_2O_3 , SnO_2 , and HfO_2 . An increase in the dielectric constant of the gate

dielectric layer leads to an enhancement in the device's breakdown voltage, as reported in [6]. This relationship between the breakdown voltage and the dielectric layer material is illustrated in Fig. 3.16(a). A higher dielectric constant reduces theimproving the breakdown voltage. electric field stress across the dielectric layer at a given voltage as depicted in Fig 3.16(b).




Fig. 3.14: The structure of the proposed device

3.4.2.2 Effects of scaling the thickness of gate dielectric

Fig. 3.17(a) illustrates the transfer characteristics of the proposed device with variations in gate dielectric thickness (T_{GD}) ranging from 20 nm to 60 nm. A thicker dielectric layer increases the physical separation between the gate metal and the GaN channel, making it more challenging for electrons to tunnel through the barrier. This results in a higher threshold voltage, reflecting improved gate control, as shown in Fig. 3.17(b). Additionally, the threshold voltage is inversely related to the gate capacitance. As the dielectric thickness increases, the gate capacitance decreases, as indicated in Fig. 3.17(c). This decrease in capacitance leads to a rise in the device's threshold voltage [4]. However, the dielectric thickness does not affect parameters such as electron mobility in the GaN channel, the carrier concentration in the 2DEG, or the drain voltage, leaving the on-current unchanged at 300 mA/mm. Fig. 3.18(a)

demonstrates that increasing the dielectric thickness from 20 nm to 60 nm reduces the gate leakage current [7]. A thicker dielectric layer lowers the probability of electron tunneling through the barrier, reducing gate leakage. Furthermore, field emission becomes a significant contributor to gate leakage in thicker dielectrics. Field




Fig. 3.15: The fabrication process for the proposed device

emission involves electron ejection from the semiconductor into the dielectric under a high electric field. As dielectric thickness increases, the electric field intensity diminishes, decreasing the likelihood of field emission, as depicted in Fig. 3.18(b). Fig. 3.19(a) shows the dependence of gate leakage current on the temperature of the proposed device. When the temperature rises from 280 K to 400 K in 20 K increments, carriers in the GaN layer gain thermal energy, increasing their ability to tunnel through the dielectric, which raises the gate leakage current. Additionally, higher temperatures amplify lattice vibrations in the GaN layer, creating extra states in the bandgap and increasing tunneling opportunities through the dielectric, contributing to higher gate leakage. Fig. 3.19(b) highlights the relationship between dielectric thickness and breakdown voltage. As the thickness of the gate dielectric layer increases, the breakdown voltage also rises [7]. A thicker dielectric layer ensures a more uniform electric field distribution across its volume. The increased

thickness spreads the electric field lines over a larger distance, reducing localized field intensities and enhancing the breakdown voltage.




Fig. 3.16: Impact of different gate dielectric materials on (a) breakdown voltage and (b) electric field of the proposed device

3.4.2.3 Effects of variation in the gate dielectric length

This section compares the performance of the device for different gate dielectric lengths (L_{GD}), as illustrated in Fig. 3.20(a)-(b) and Fig. 3.21(a)-(b). The optimized gate dielectric thickness, determined as 60 nm in the previous section, is maintained constant, while four different gate dielectric lengths are analyzed: 0.08, 0.10, 0.12, and 0.14 μm . Fig. 3.20(a) shows the transfer characteristics of the device for varying dielectric lengths, and Fig. 3.20(b) highlights an increase in the threshold voltage with longer gate dielectric lengths. This behavior is explained by a conceptual model. Since the threshold voltage is inversely related to gate capacitance, an increase in dielectric length reduces the capacitance between the gate and the p-GaN layer, as demonstrated in Fig. 3.21(a). This decrease in capacitance results in a higher threshold voltage. Additionally, a longer dielectric weakens the electric field strength between the gate and the GaN channel layer. This reduced field strength lowers the gate's control over the charge carriers in the GaN channel, necessitating a higher gate voltage for effective modulation, thereby increasing the threshold voltage. However, parameters such as electron mobility in the GaN channel, carrier concentration in the

2DEG, and drain voltage remain unaffected by dielectric length, keeping the on-current constant at 300 mA/mm. Fig. 3.21(b) indicates that increasing the dielectric length also improves the breakdown voltage. A longer dielectric length reduces the electric field intensity near the edges of the p-GaN layer, resulting in a more uniform electric field distribution. This mitigates the formation of localized high electric fields, which could otherwise lead to breakdown [8]. Consequently, the reduced field concentration at the p-GaN edges contributes to an enhanced breakdown voltage. Based on these findings, the optimal values for the gate dielectric thickness (T_{GD}) and length (L_{GD}) are determined to be 60 nm and 0.14 μm , respectively. Additionally, HfO_2 is identified as the most suitable gate dielectric material for the proposed device. Thus, the optimized configuration consists of $T_{GD} = 60 \text{ nm}$, $L_{GD} =$




Fig. 3.17: Impact of different gate dielectric thicknesses on (a) transfer characteristics, (b) threshold voltage and (c) c-v characteristics of the proposed device.

Table 3.5: Performance Comparison of the Proposed Device for varying gate dielectric thicknesses.

Gate Dielectric Thickness (nm)	Specific On-Resistance ($\text{m}\Omega \cdot \text{cm}^2$)	Breakdown Voltage (V)	BFOM (GW/cm^2)
60	3.33	1668	0.8355
50	3.33	1659	0.8265
40	3.33	1650	0.8175
30	3.33	1641	0.8086
20	3.33	1632	0.7998




Fig. 3.18: Impact of different gate dielectric thicknesses on (a) I_g - V_g characteristics and (b) electric field of the proposed device.

0.14 μm , and HfO_2 as the gate dielectric. Table 3.5 and Table 3.6 presents the performance comparison of the proposed device for varying gate dielectric thicknesses and lengths, respectively.

As summarized in Table 3.7, the proposed device demonstrates a high breakdown voltage, positioning it as a strong candidate for high-power electronics applications. Moreover, significant improvements in gate leakage current and threshold voltage are achieved compared to previously reported GaN HEMT-based devices.




Fig. 3.19: (a) I_g - V_g characteristics of the proposed device with respect to temperature and (b) Impact of different gate dielectric thicknesses on breakdown voltage of the proposed device.




Fig. 3.20: Impact of different gate dielectric lengths on (a) I_d - V_g characteristics and (b) threshold voltage of the proposed device.

3.5 Summary

This chapter explores the design, optimization, and performance of novel enhancement-mode GaN HEMTs to reduce gate leakage current. Three advanced architectures—MGHEMT, GDHEMT, and Ω -shaped gate p-GaN MIS-HEMT—are

investigated. The MGHEMT reduces gate leakage by 14% and improves threshold voltage by 50%, while the GDHEMT achieves a 27% gate leakage reduction and 67% transconductance enhancement. The Ω -shaped gate p-GaN MIS-HEMT optimizes dielectric properties by reducing gate leakage current, increasing threshold voltage, and improving breakdown voltage compared to state-of-the-art devices.




Fig. 3.21: Impact of different gate dielectric lengths on (a) C-V characteristics and (b) breakdown voltage of the proposed device.

Table 3.6: Performance Comparison of the Proposed Device for varying gate dielectric lengths.

Gate Dielectric Length (μm)	Specific On-Resistance ($\text{m}\Omega \cdot \text{cm}^2$)	Breakdown Voltage (V)	BFOM (GW/cm^2)
0.14	3.33	1668	0.8355
0.12	3.33	1666.6	0.8341
0.10	3.33	1666.3	0.8338
0.08	3.33	1664	0.8315

Table 3.7: Performance comparison of the proposed device with the state-of-the-art devices in the literature.

Parameters	In-Situ AlN/p-GaN Gate HEMT [9]	$\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}/\text{AlN}/$ $\text{Al}_x\text{Ga}_{(1-x)}\text{N}/\text{GaN}$ MIS-HEMT [10]	Drain Field Plate Structure with Passivation Dielectrics [11]	This work
Threshold Voltage (V)	3.9	3	9.1	5.2
Min Gate Leakage Current (mA/mm)	10^{-16}	10^{-26}	-	10^{-41}
Breakdown Voltage (V)	1380	600	1587	1668

3.6 References

[1] Liu, Y., Yu, Q., and Du, J. "Simulation design of a high-breakdown-voltage p-GaN-gate GaN HEMT with a hybrid AlGaN buffer layer for power electronics applications", J Comput Electron, vol. 19, no. 4, pp. 1527–1537, Dec. 2020, doi: 10.1007/s10825-020-01541-2.

[2] A. Wang, L. Zeng and W. Wang "Simulation of Gate Leakage Current of AlGaN/GaN HEMTs: Effects of the Gate Edges and Self-Heating.", ECS Journal of Solid State Science and Technology, vol. 6, no. 11, Jan. 2017, doi: 10.1149/2.0031711jss.

- [3] H.-C. Chiu et al., "Normally-Off p-GaN Gated AlGa_N/Ga_N MIS-HEMTs with ALD-Grown Al₂O₃/Al_N Composite Gate Insulator," *Membranes*, vol. 11, no. 10, p. 727, Sep. 2021, doi: 10.3390/membranes11100727.
- [4] B. Hult, M. Thorsell, J. -T. Chen and N. Rorsman, "AlGa_N/Ga_N/Al_N 'Buffer-Free' High Voltage MIS-HEMTs with Si-rich and Stoichiometric SiN_x First Passivation," 2022 Compound Semiconductor Week (CSW), Ann Arbor, MI, USA, 2022, pp. 1-2, doi:10.1109/CSW55288.2022.9930464.
- [5] M. Whiteside, S. Arulkumaran and G. Ing Ng, "Demonstration of vertically-ordered h-BN/AlGa_N/Ga_N metal-insulator-semiconductor high-electron-mobility transistors on Si substrate", *Materials Science and Engineering: B*, vol. 270, May 2021, doi: 10.1016/j.mseb.2021.115224.
- [6] S. Yagi, M. Shimizu, M. Inada, Y. Yamamoto, G. Piao, H. Okumura, Y. Yano, N. Akutsu, H. Ohashi, "High breakdown voltage AlGa_N/Ga_N MIS-HEMT with Si₃N₄ and TiO₂ gate insulator", *Solid-State Electronics*, vol.50, 2006, pp. 1057-1061, doi: 10.1016/j.sse.2006.04.041. }
- [7] Jiyao Du, Taofei Pu, Xiaobo Li, Liuan Li, Jin-Ping Ao, Hongwei Gao, "Normally-Off Metal-Insulator-Semiconductor P-GaN gated AlGa_N/Ga_N high electron mobility transistors with low gate leakage current", *Journal of Crystal Growth*, vol. 611, 2023, 127183, doi:10.1016/j.jcrysgro.2023.127183.
- [8] Khushwant Sehra, Vandana Kumari, Mridula Gupta, Meena Mishra, D.S. Rawal, Manoj Saxena, A pi-shaped p-GaN HEMT for reliable enhancement mode operation, *Microelectronics Reliability*, vol.133, 114544, 2022. doi:10.1016/j.microrel.2022.11454.
- [9] Y. Wu et al., "Novel In-Situ Al_N/p-GaN Gate HEMTs With Threshold Voltage of 3.9 V and Maximum Applicable Gate Voltage of 12.1 V," in *IEEE Transactions on Electron Devices*, vol. 70, no. 2, pp. 424-428, Feb. 2023, doi: 10.1109/TED.2022.3228495.

- [10] B. Yi, Y. Xu, J. Cheng, H. Huang, M. Kong and H. Yang, "Investigation of a Novel Enhancement-Mode $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}/\text{AlN}/\text{AlXGa}(1-\text{X})\text{N}/\text{GaN}$ MIS-HEMT for High V_{th} and Low $R_{on,sp}$," in IEEE Transactions on Electron Devices, vol. 70, no. 7, pp. 3704-3710, July 2023, doi: 10.1109/TED.2023.3271280.
- [11] C. Langpoklakpam, Y. -K. Hsiao, C. -H. Lin and H. -C. Kuo, "Effects of Drain Field Plate Structure and Passivation Dielectrics on Breakdown Voltage of GaN MIS-HEMT," 2023 IEEE Workshop on Wide Bandgap Power Devices and Applications in Asia (WiPDA Asia), Hsinchu, Taiwan, 2023, pp. 1-4, doi: 10.1109/WiPDAAAsia58218.2023.10261929

CHAPTER 4

MINIMIZING ON-RESISTANCE FOR ENHANCED DEVICE PERFORMANCE

4.1 Introduction

GaN-based HEMTs are extensively utilized in high-power and high-frequency applications due to their remarkable properties, including low on-resistance, high current capacity, and rapid switching speed [1]. These advantages are attributed to the formation of a high-density two-dimensional electron gas (2DEG) at the AlGa_N/Ga_N heterojunction [2]. Despite their extensive commercial applications, AlInN/GaN-based HEMTs are gaining research attention because of their enhanced performance compared to traditional AlGa_N/Ga_N HEMTs [3]. This interest arises from limitations in AlGa_N HEMTs, such as lattice mismatch-induced strain and adverse polarization effects, which can degrade frequency response and increase current collapse [4]. Additionally, the negative surface states and polarization effects in AlGa_N/Ga_N HEMTs negatively impact drain current, compromising device reliability and stability [5], [6].

To address these challenges, researchers are exploring heterostructures that combine AlN and InN [7]. AlInN/GaN HEMTs show the potential to outperform conventional AlGa_N/Ga_N HEMTs, offering higher 2DEG charge densities due to their larger bandgap and stronger polarization effects [8]. The spontaneous polarization in AlInN can induce up to three times more charge, resulting in higher current density in the epitaxial layer without mechanical constraints. While normally-off HEMTs with superlattice AlGa_N/Ga_N channels have demonstrated high on-current density and threshold voltage [9], achieving the required 2DEG density in AlGa_N HEMTs

necessitates a high AlN content in the barrier layer, which complicates material growth [10].

To overcome these limitations, a single heterojunction AlInN/GaN HEMT was introduced, which forms a negative polarization charge, thereby reducing the equilibrium carrier concentration in the channel [11]. Furthermore, a high-performance multi-channel AlInN/GaN heterostructure has been developed, featuring five stacked heterojunctions that enhance 2DEG density and reduce sheet resistance (R_{sh}). Compared to AlGaIn/GaN devices with an equivalent number of heterojunctions, AlInN/GaN devices achieve better R_{sh} . The lattice-matched AlInN barrier and GaN channel also mitigate strain-induced defects caused by piezoelectric effects, leading to lower on-resistance (R_{on}) and improved current drive efficiency. However, these multi-channel AlInN/GaN HEMTs exhibit higher gate leakage current than their AlGaIn/GaN counterparts. To address this, a GaN cap layer was incorporated into AlInN/GaN HEMTs to reduce gate leakage by minimizing the thermionic emission and tunneling components. Although this approach slightly reduces the transconductance peak, it improves device performance by decreasing gate leakage [13]. Further optimization is necessary to enhance the current drive efficiency, transconductance (g_m), on-resistance (R_{on}), and gate leakage.

This study proposes a novel enhancement-mode p-GaN HEMT featuring a double AlInN/AlN/GaN heterostructure with a quaternary InAlGaIn back-barrier. This is the first design that integrated a p-GaN layer and InAlGaIn back-barrier within a double AlInN/AlN/GaN heterostructure. The p-GaN layer enables normally-off operation by creating a depletion region at the heterojunction between the gate and channel, thereby modulating the 2DEG and controlling channel current. The stacked double AlInN/AlN/GaN heterostructure facilitates 2DEG formation at the layer interfaces, resulting in high 2DEG density and mobility, which in turn reduces resistance and enhances current drive efficiency. The addition of an InAlGaIn back-barrier significantly improves channel current effectively.

4.2 Device structure, simulation setup, calibration, and fabrication

The schematic of the proposed device is shown in Fig. 4.1, which incorporates a p-GaN gate, a double AlInN/GaN heterojunction, and a quaternary InAlGaN back-barrier. The double heterostructure consists of an 8 nm AlInN barrier layer positioned above an AlN spacer layer and a GaN channel measuring 1 nm and 30 nm in thickness, respectively. The AlInN barrier layer features a wider bandgap and lower electron affinity compared to the GaN channel layer. The conduction band offset, combined with the differences in spontaneous and piezoelectric polarization between the barrier and channel layers, creates a quantum well at the heterointerface. This well traps electrons (forming the 2DEG) and establishes the channel. An AlN spacer is incorporated between the barrier and channel layers to minimize ionized impurity scattering. The InAlGaN back-barrier and Fe-doped GaN buffer layer are 4 nm and 2 μm thick, respectively. The back-barrier raises the conduction band, reducing leakage pathways beneath the buffer layer and confining the 2DEG within the channel. The GaN buffer layer is included to facilitate heat dissipation. Additionally, a silicon nitride (SiN) passivation layer is applied to the device structure. The p-GaN gate is doped with Mg at a concentration of $8.5 \times 10^{17} \text{ cm}^{-3}$, while the GaN buffer is doped with Fe at $2.6 \times 10^{16} \text{ cm}^{-3}$.



Fig. 4.1: Schematic of the proposed structure

The fabrication process for the proposed device follows a CMOS-compatible workflow, as illustrated in Figs. 4.2(a)–(f). The p-GaN HEMT features an AlInN/AlN/GaN double heterostructure along with an InAlGaN back-barrier, which is grown using metal-organic chemical vapor deposition (MOCVD). The epitaxial layers comprise an 8 nm AlInN barrier layer, a 1 nm AlN spacer layer, a 30 nm GaN channel layer forming the double heterostructure, a 4 nm InAlGaN layer, and a 2 μm GaN buffer layer, as shown in Fig. 4.2(a). Device mesa isolation is carried out using dry etching with a Cl_2/BCl_3 -based inductively coupled plasma reactive ion etching (ICP-RIE) process, as depicted in Fig. 4.2(b) [14]–[16]. Ohmic contacts for the source and drain are formed using e-beam evaporation after selectively etching the p-GaN layer with plasma, as illustrated in Figs. 4.2(c) and 4.2(d) [17]. These ohmic contacts are optimized by performing rapid thermal annealing at 780°C for 30 seconds in a nitrogen atmosphere [18], [19]. A SiN_x passivation layer is deposited via plasma-enhanced chemical vapor deposition (PECVD) following the definition of the gate foot using electron beam lithography (EBL), as depicted in Figs. 4.2(e) and 4.2(f).

4.3 Results and Discussion

4.3.1 DC and AC behavior of the proposed device for different InAlGaN thickness

This section explores the device's performance in terms of its DC and AC characteristics. Fig. 4.3 illustrates the output characteristics of the proposed device for varying InAlGaN thicknesses, highlighting that the maximum drain current is achieved with a 4 nm thickness. At this thickness, the device exhibits a drain current (I_{ds}) of 1.99 A/mm. The high drain current is attributed to several factors, including the excellent electron mobility of the AlInN/GaN material system, the significant barrier height of the AlInN/GaN heterojunction, and the thin channel design. The high electron mobility of AlInN/GaN facilitates rapid charge transport, enabling high-speed operation. Additionally, the substantial barrier height at the AlInN/GaN interface enhances electron injection efficiency from the source into the channel, while the thin channel structure minimizes resistance to electron flow, further

enhancing I_d [20]. The I_d - V_g characteristics of the proposed device, shown in Fig. 4.4, also indicate optimal performance at an InAlGaN thickness of 4 nm, yielding the highest on-current. A thinner InAlGaN back-barrier improves the current-voltage characteristics by enhancing electron transport and reducing electron scattering. This




Fig. 4.2: Fabrication steps of the proposed device (a) Starting wafer (b) mesa isolation by dry etching (c) p- GaN layer etching (d) ohmic contact formation of source-drain (e) gate contact formation (f) passivation with deposited SiN layer

results in decreased resistance and higher electron mobility [21]. Fig. 4.5 presents the capacitance-voltage (C-V) characteristics of the HEMT, with the best results observed at an InAlGaN thickness of 4 nm. The thinner back-barrier increases the effective channel width, thereby altering the parasitic capacitances of the device compared to other thicknesses [22].

Lower parasitic capacitances reduce power consumption since less charge is required to maintain the gate voltage. This reduction leads to improved energy efficiency and high switching speeds, as the removal of stored charge allows the device to switch more rapidly [12]. As shown in Fig. 4.6, the gate leakage current is minimized in the

proposed device due to the wide bandgap of the InAlGaN layer. This layer acts as a barrier, increasing the electron barrier height and effectively suppressing electron leakage [23].




Fig. 4.3: I_d - V_d characteristics of the proposed device for different values of InAlGaN thickness.




Fig. 4.4: I_d - V_g characteristics of the proposed device for different values of InAlGaN thickness.

4.3.2 Optimized performance parameters of the proposed device

The optimization was performed to achieve the best device performance by minimizing R_{on} and maximizing I_{ds} . A lower R_{on} reduces energy losses during conduction, while a higher I_{ds} enhances the device's current drive efficiency. To evaluate these parameters, simulations were performed for varying thicknesses of the InAlGaN back-barrier layer. The thickness of this layer has a substantial impact on the electrical properties of the device. A thinner back-barrier facilitates better electron transport, resulting in lower R_{on} and higher I_{ds} . Conversely, a thicker back-barrier diminishes electron transport, increasing R_{on} and decreasing I_{ds} . This behavior is attributed to the improved electron transport and confinement in the channel region for a thinner back-barrier layer [24].




Fig. 4.5: The capacitance-voltage characteristics of the proposed device for different values of InAlGaN thickness

The simulations considered back-barrier thicknesses ranging from 4 nm to 6 nm, in 1 nm increments, while keeping other device parameters constant. Fig. 4.7 demonstrates the variations in R_{on} and I_{ds} with different back-barrier thicknesses. The results show that the optimal R_{on} of approximately $1.507 \Omega \cdot \text{mm}$ and the highest I_{ds} of about 1.99 A/mm are achieved at a thickness of 4 nm. Further simulations were conducted to analyze the DC performance parameters of the optimized device.

Figs. 4.8(a) and 4.8(b) reveal a high electron concentration in the channel regions. Figure 4.9 shows significant electron concentration near the interfaces of the heterostructures, with an interface charge density of approximately $9.8 \times 10^{13} \text{ cm}^{-3}$. This high electron concentration is due to the formation of a two-dimensional electron gas (2DEG) at the AlInN/GaN interface. The AlInN layer acts as an electron barrier, while the GaN layer serves as a high-mobility channel. The difference in




Fig. 4.6: The gate leakage current with respect to gate voltage of the proposed device for different values of InAlGaN thickness

electron affinities between AlInN and GaN causes electrons to accumulate at the interface, forming a 2DEG. This 2DEG creates a high-conductivity channel and enhances electron concentration. The quality of the AlInN/GaN interface also contributes to this phenomenon by reducing interface resistance and facilitating 2DEG formation. Fig. 4.10 confirms that the majority of current conduction occurs in the upper channel due to donor-like surface states near the upper channel. Fig. 4.11 highlights that the strong electric field is present within the channel, a result of the wide bandgap of the GaN layer and the high electron mobility of the 2DEG. This electric field improves device performance by increasing current density, reducing resistance, and lowering gate leakage. Fig. 4.12 presents the energy band diagram of the device in the on-state. The structure comprises a GaN layer sandwiched between AlInN and AlN layers. The bandgap differences between these materials create

potential barriers that prevent electron and hole leakage, forming quantum wells at the heterojunctions. These quantum wells enhance 2DEG concentration, improving current capability and efficiency. Additionally, the valence band edge of the AlInN

Table 4.1: Performance Comparison of the Proposed Device for Varying InAlGaN Thicknesses.

InAlGaN Thickness (nm)	Specific On-Resistance ($\text{m}\Omega\cdot\text{cm}^2$)	Breakdown Voltage (V)	BFOM (GW/cm^2)
4	1.507	2010	2.6808
5	1.531	1800	2.116
6	1.584	1500	1.420

Table 4.2: The parameter comparison of the proposed and state-of-the-art devices.

R_{on} ($\text{m}\Omega\cdot\text{cm}^2$)	I_{ds} (A/mm)	V_{th} (V)	g_{m} (mS/mm)	Ref
12.5	0.473	-9.2	97.9	[9]
10	0.355	1.1	-	[10]
-	0.6	0.9	300	[26]
1.507	1.99	0.2	354	This work

layer is higher than that of GaN, which prevents hole flow from GaN into AlInN. The double heterostructure of AlInN/AlN/GaN in the normally-off HEMT effectively confines electrons within the conduction channel, reducing gate leakage and enhancing device efficiency [25]. Table 4.1 presents performance comparison of the proposed device for varying InAlGaN thicknesses. Table 4.2 compares the proposed device's performance metrics with state-of-the-art devices, focusing on on-resistance (R_{on}), maximum drain current (I_{ds}), threshold voltage (V_{th}), and transconductance (g_{m}). The results show that the proposed p-GaN HEMT with an AlInN/AlN/GaN double heterostructure and InAlGaN back-barrier outperforms existing devices in

terms of I_{ds} , R_{on} , and g_m ; however, the threshold voltage (V_{th}) is better in previously reported devices.




Fig. 4.7: Optimization of the proposed device for InAlGaN thickness of 4 nm, 5 nm and 6 nm with respect to on-resistance and drain current.




Fig. 4.8: The electron concentration in the proposed device (a) Contour plot and (b) Graphical representation.

4.4 Summary

In this chapter, a novel p-GaN HEMT incorporating an AlInN/AlN/GaN double heterostructure and an InAlGaN back-barrier has been successfully presented. Simulation results demonstrate a substantial enhancement in the on-resistance and maximum drain current of the proposed device. Specifically, the on-resistance and maximum drain current show improvements of 85% and 231%, respectively, compared to existing devices. The device achieves a peak transconductance of 354 mS/mm and a threshold voltage of approximately 0.2 V. The proposed design also reduces power losses during switching, attributed to its low parasitic capacitance values. Additionally, the strong electric field generated within the device.




Fig. 4.9: Contour plot of the interface charge for the proposed device.




Fig. 4.10: Contour plot of the electron current density for the proposed device.




Fig. 4.11: The electric field in the proposed device (a) Contour plot and (b) Graphical representation.




Fig. 4.12: On-state energy band diagram of the proposed device

4.5 References

- [1] Rahman, Sharidya, Nurul Aida Farhana Othman, Sharifah Wan Muhamad Hatta, and Norhayati Soin. "Optimization of graded AlInN/AlN/GaN HEMT device performance based on quaternary back barrier for high power application." ECS Journal of Solid State Science and Technology, vol.6, no.12, Nov. 2017, 10.1149/2.0131712jss.

- [2] Geng, Lixin, Hongdong Zhao, Tiecheng Han, and Xinglin Ren. "The lattice-matched AlInN/GaN high electron mobility transistor with BGaN buffer." *Solid State Communications* 337 Oct. 2021, 10.1016/j.ssc.2021.114449.
- [3] Zhang, S., J. Y. Yin, Z. H. Feng, M. C. Li, J. Z. Wang, and L. C. Zhao. "Highly uniform sheet resistance of the double-channel AlInN/GaN heterostructure." *Superlattices and Microstructures*, vol.6, no.48, pp-523-528, Dec.2010, 10.1016/j.spmi.2010.09.004.
- [4] Yu, Hongbo, Sefer B. Lisesivdin, Basar Bolukbas, Ozgur Kelekci, Mustafa Kemal Ozturk, Suleyman Ozcelik, Deniz Caliskan et al. "Improvement of breakdown characteristics in AlGaN/GaN/AlGaN HEMT based on a grading AlGaN buffer layer." *physica status solidi(a)*, vol.11, no.207, 2593–2596, Aug. 2010, 10.1002/pss-a.201026270.
- [5] Zhang, Xu, Liming Wang, Wanjie Li, Luqi Tao, and Xianping Chen. "Gallium Nitride Dual Two-Dimensional Electron Gas HEMT with a Good Performance: Based on TCAD simulations." In *2020 21st International Conference on Electronic Packaging Technology (ICEPT)*, pp.1-4, IEEE, 2020,10.1109/ICEPT50128.2020.-9202882.
- [6] Adak, Sarosij, Arghyadeep Sarkar, Sanjit Swain, Hemant Pardeshi, Sudhansu Kumar Pati, and Chandan Kumar Sarkar. "High performance AlInN/AlN/GaN p-GaN back barrier gate-recessed enhancement-mode HEMT." *Superlattices and Microstructures*, vol. 75, pp.347-357,Nov, 2014,10.1016/j.spmi.2014.07.036.
- [7] Kelekci, O., P. Tasli, S. S. Cetin, M. E. H. M. E. T. Kasap, S. Ü. L. E. Y. M. A. N. Ozcelik, and E. Ozbay. "Investigation of AlInN HEMT structures with different AlGaN buffer layers grown on sapphire substrates by MOCVD." *Current Applied Physics*, vol. 6, no.12, 1600-1605, Nov. 2012, 10.1016/J.CAP.2012.05.040 .

- [8] He, X. G., D. G. Zhao, D. S. Jiang, J. J. Zhu, P. Chen, Z. S. Liu, L. C. Le et al. "GaN high electron mobility transistors with AlInN back barriers." *Journal of Alloys and Compounds*, vol.662, pp.16-19, Mar.2016, 10.1016/j.jallcom.2015.12.031.
- [9] Zhang, Yachao, Yifan Li, Jia Wang, Yiming Shen, Lin Du, Yao Li, Zhizhe Wang, Shengrui Xu, Jincheng Zhang, and Yue Hao. "High-performance AlGaN double channel HEMTs with improved drain current density and high breakdown voltage." *Nanoscale Research Letters*, vol.1, no.15, pp.1-7, May 2020, 10.1186/s-11671-020-03345-6.
- [10] Zhou, Yu, Yaozong Zhong, Hongwei Gao, Shujun Dai, Junlei He, Meixin Feng, Yanfei Zhao, Qian Sun, An Dingsun, and Hui Yang. "p-GaN gate enhancement-mode HEMT through a high tolerance self-terminated etching process." *IEEE Journal of the Electron Devices Society*, vol.5, no.5, 340-346, Sept.2017, 10.1109/JEDS.2017.2725320.
- [11] F. Medjdoub, N. Sarazin, M. Tordjman, M. Magis, M.A. di Forte-Poisson, M. Knez, E. Delos, C. Gaquiere, S.L. Delage and E. Kohn. "Characteristics of Al₂O₃/AlInN/GaN MOSHEMT", *ELECTRONICS LETTERS*, vol.12, no.43, June 2007, 10.1049/el:20070425.
- [12] Li, Ang, Chong Wang, Shengrui Xu, Xuefeng Zheng, Yunlong He, Xiaohua Ma, Xiaoli Lu et al. "Lattice-matched AlInN/GaN multi-channel heterostructure and HEMTs with low on-resistance." *Applied Physics Letters* vol.12, no.119, Sept 2021, 10.1063/5.0063638.
- [13] Sujan Sarkar, Ramdas P. Khade, Amitava DasGupta and Nandita DasGupta. "Effect of GaN cap layer on the performance of AlInN/GaN-based HEMTs", *Microelectronic Engineering* 258, April.2022, 10.1016/j.mee.2022.111756.
- [14] Pearton, S.J.; Shul, R.J.; Ren, F. A Review of Dry Etching of GaN and Related Materials. *MRS Internet J.Nitride Semicond. Res.* Jun. 2014, vol.11, no.5, 10.1557/-S1092578300000119.

- [15] Pearton, S.J.; Abernathy, C.R.; Ren, F. Dry patterning of InGaN and InAlN. *Appl. Phys. Lett*, vol.64, pp.3643–3645, Aug, 1994. 10.1063/1.111230.
- [16] Wakejima, A.; Ando, A.; Watanabe, A.; Inoue, K.; Kubo, T.; Osada, Y.; Kamimura, R.; Egawa, T. Normally off AlGa_N/Ga_N HEMT on Si substrate with selectively dry-etched recessed gate and polarization-charge-compensation doped Ga_N cap layer. *Appl. Phys. Express*, vol.8, Jan. 2015, 10.7567/APEX.8.026502.
- [17] Greco, G.; Iucolano, F.; Di Franco, S.; Bongiorno, C.; Patti, A.; Roccaforte, F. Effects of Annealing Treatments on the Properties of Al/Ti/p-GaN Interfaces for Normally OFF p-GaN HEMTs. *IEEE Trans. Electron Devices*, vol.63, pp.2735–2741, July. 2016, 10.1109/TED.2016.2563498.
- [18] Greco, G.; Iucolano, F.; Roccaforte, F. Ohmic contacts to Gallium Nitride materials. *Appl. Surf. Sci*, vol.383, pp.324–345, Oct. 2016, 10.1016/j.apsusc.2016.04.016.
- [19] Lin, M.E.; Ma, Z.; Huang, F.Y.; Fan, Z.F.; Allen, L.H.; Morkoç, H. Low resistance ohmic contacts on wide band-gap GaN. *Appl. Phys. Lett*, vol.64, pp.1003–1005, Jun. 1994, 10.1063/1.111961.
- [20] K. Jena and T. R. Lenka, "Effect of AlN spacer thickness on device characteristics of AlInN/AlN/GaN MOSHEMT," 2016 IEEE Region 10 Conference (TENCON), Singapore, 2016, pp. 3253-3256, doi: 10.1109/TENCON.2016.7848652.
- [21] Lee, Geng-Yen Tu, Po-Tsung Chyi, Jen-Inn. (2015) Improving the off-state characteristics and dynamic on-resistance of AlInN/AlN/GaN HEMTs with a GaN cap layer. *Applied Physics Express*, vol.8. pp.064102. 10.7567/APEX.8.064102.
- [22] Fletcher, Augustine Ph.D, D.Nirmal J. Ajayan, Arivazhagan, L. Hamza K, Husna Murugapandiyam, P.(2021) 60 GHz Double Deck T Gate AlN/GaN/AlGa_N HEMT for V-Band Satellites. 10.21203/rs.3.rs-627623/v1.

- [23] Tamulaitis, Gintautas, et al. "Shaping of the band gap in AlInGaN alloys." *Smart Optical Inorganic Structures and Devices*. vol. 4318. SPIE, 2001.
- [24] Aboo Bakar Khan; Mohini Sharma; Syed Gulraze Anjum; Mohd Jawaaid Siddiqui. "Influence of back barrier layer thickness on device performance of AlGa_N/Ga_N MOS HEMT" *Advanced Materials Proceedings*, vol.3, no.7, 2018, 480-484, doi:10.5185/amp.2018/7000.
- [25] Prasad, Santashraya, Amit Krishna Dwivedi, and Aminul Islam. "Characterization of AlGa_N/Ga_N and AlGa_N/Al_N/Ga_N HEMTs in terms of mobility and subthreshold slope." *Journal of Computational Electronics*, vol.15, no.1, 2016.
- [26] Medjdoub, Farid, J. F. Carlin, C. Gaquiere, N. Grandjean, and E. Kohn. "Status of the emerging InAl_N/Ga_N power HEMT technology." *The Open Electrical and Electronic Engineering Journal*, vol.1, no.2, Jan 2008, 10.2174/1874129000-802010001.

CHAPTER 5

ENHANCING BREAKDOWN VOLTAGE FOR IMPROVED EFFICIENCY AND PERFORMANCE

5.1 Introduction

The development of HEMTs has been driven by the growing need for devices capable of high-speed switching, high-power handling, and low-noise operation [1,2]. GaN-based HEMTs, in particular, are widely utilized in high-power and high-frequency applications due to their exceptional characteristics, including high breakdown voltage, low ON resistance, high current capabilities, and rapid switching [3,4]. Achieving a combination of high breakdown voltage and low ON-resistance (R_{on}) remains a key focus in power device research.

Numerous structural and material innovations have been introduced to improve the breakdown voltage of GaN HEMTs [5]. However, these new designs often come with their limitations. A significant challenge in GaN HEMTs under breakdown conditions is the issue of electric field crowding at the gate electrode. To address this, field-plate techniques have been employed, demonstrating notable effects in devices with short gate-drain distances [6]. However, in devices with longer gate-drain distances, the improvement in breakdown voltage is less pronounced. Incorporating an AlGaN back-barrier has also been explored to enhance breakdown voltage, but this approach does not fully mitigate electric field crowding and introduces a thermal barrier that adversely affects device performance under high-power conditions [7].

The HB-HEMT was developed by integrating a p-GaN gate and a hybrid AlGaN buffer consisting of two regions with different Al compositions (a and b). This design improved breakdown voltage and the Baliga figure of merit (BFOM), though it resulted in a slight reduction in the peak transconductance. Additionally, the HB-

HEMT exhibited high specific ON resistance and lower maximum drain current [8,9]. Subsequently, the PSAG-HEMT was introduced using hydrogen plasma treatment to enhance maximum drain current. Despite this improvement, its performance was temperature-sensitive, with the maximum drain current decreasing as temperature increased. The PSAG-HEMT also demonstrated a low threshold voltage and BFOM [10].

The S-HEMT, featuring a stepped hybrid GaN/AlN buffer layer, was another attempt to improve breakdown voltage. However, it faced challenges such as reduced threshold voltage, degraded specific ON resistance, and less favorable breakdown characteristics [3]. Overall, these earlier designs fell short of achieving significant advancements in breakdown voltage, BFOM, and threshold voltage for power electronics. Moreover, issues such as reduced transconductance, higher specific ON resistance, and lower maximum drain current persisted.

In this chapter, a novel device architecture called the stepped hybrid AlGaIn buffer HEMT (STEPHB-HEMT) is proposed to enhance overall device performance. The STEPHB-HEMT introduces a stepped hybrid AlGaIn buffer layer with reduced Al content, which minimizes surface defects. This design reduces buffer leakage current, leading to improved breakdown voltage. Compared to the conventional HB-HEMT, the proposed device demonstrates enhanced breakdown voltage and transconductance, along with reduced small-signal capacitances. The device models have been calibrated using experimental data to validate the simulation results. Additionally, fabrication steps have been proposed for the practical realization of the STEPHB-HEMT, and optimization strategies have been employed to achieve the best possible performance. The STEPHB-HEMT has been benchmarked against state-of-the-art devices, showing superior performance in key parameters.

5.2 Device structure, simulation setup, calibration, and fabrication

The schematic representations of the proposed STEPHB-HEMT and the conventional HB-HEMT are shown in Fig. 5.1(a) and Fig. 5.1(b), respectively. The STEPHB-HEMT incorporates a stepped hybrid AlGaIn buffer layer, with the step

interface positioned between the gate and drain. The structure of the proposed device consists of several layers, including a 110 nm thick p-GaN layer, a 15 nm thick AlGaIn barrier, an 85 nm thick GaN channel, a 2 μm thick hybrid AlGaIn buffer, and a 300 nm thick SiN passivation layer.




Fig. 5.1: The structure of (a) Proposed STEPHB-HEMT and (b) HB-HEMT

Table 5.1: The main structural parameters of the proposed STEP-HBHEMT device.

Parameters	Unit	Value	Description
L_s	μm	1	Source electrode length
L_g	μm	1.4	Gate electrode length
L_d	μm	1	Drain electrode length
L_{step}	μm	6.9	AlGaIn step length
L_{gs}	μm	1	Gate-to-source distance
L_{gd}	μm	6	Gate-to-drain distance
$T_{\text{p-GaN}}$	nm	110	p-GaN layer thickness
T_{barrier}	nm	15	AlGaIn barrier thickness
T_{channel}	nm	85	Thickness of the GaN channel
T_{buffer}	μm	2	Thickness of the buffer layer
T_{step}	μm	110-130	Thickness of the AlGaIn step




Fig. 5.2: Fabrication steps of the proposed STEPHB-HEMT (a) Starting wafer (b) partial etching of $\text{Al}_{0.1}\text{Ga}_{0.9}\text{N}$ (c) Growth of the GaN channel layer and the $\text{Al}_{0.2}\text{Ga}_{0.8}\text{N}$ barrier layer over $\text{Al}_{0.03}\text{Ga}_{0.97}\text{N}$ (d) deposition of the SiN passivation layer (e) selective plasma etching of a p-GaN layer (f) metallization of ohmic contacts.

Additionally, the device includes the gate, source, and drain electrodes. The aluminum composition in the AlGa_N barrier is set at 20%, and the density of dopants in the p-GaN layer is $3 \times 10^{17} \text{ cm}^{-3}$. Table 5.1 provides the primary structural parameters of the proposed device.

The fabrication process for the proposed device can be carried out using a CMOS-compatible flow, illustrated in Figs. 5.2(a)–5.2(f). Initially, the epitaxial structure of the p-GaN HEMT with an $\text{Al}_{0.1}\text{Ga}_{0.9}\text{N}$ buffer is grown using metal-organic chemical vapor deposition (MOCVD), as shown in Fig. 5.2(a) [11,12]. The subsequent step involves cleaning the sample with organic solvents, including acetone, isopropyl alcohol (IPA), and trichloroethylene (TCE). After cleaning, the sample is rinsed with de-ionized water and dried using a nitrogen blow. The $\text{Al}_{0.1}\text{Ga}_{0.9}\text{N}$ layer is partially etched using BCl_3 plasma reactive ion etching, as illustrated in Fig. 5.2(b). Next, the GaN channel layer and $\text{Al}_{0.2}\text{Ga}_{0.8}\text{N}$ barrier layer are grown on top of the $\text{Al}_{0.03}\text{Ga}_{0.97}\text{N}$ layer through MOCVD, as depicted in Fig. 5.2(c). A SiN passivation layer is then deposited using plasma-enhanced chemical vapor deposition (PECVD), as shown in

Fig. 5.2(d). Finally, selective plasma etching of the p-GaN layer is performed, followed by the formation of ohmic contacts through electron beam evaporation, as presented in Figs. 5.2(e) and 5.2(f).

5.3 Results and Discussion

This section examines the device's performance by analyzing its DC and AC characteristics. Additionally, a comparison has been made between the DC and AC properties of the conventional HB-HEMT and the proposed STEPHB-HEMT. The proposed device has also been optimized by varying the step thickness to attain optimal performance.

5.3.1. Comparison of the DC behavior of conventional HB-HEMT and proposed STEPHB-HEMT

This section discusses the DC behavior of the proposed device. The simulation of its DC characteristics considers an AlGa_N buffer layer with a low aluminum (Al) content, which has a higher bandgap compared to an AlGa_N buffer layer with a high Al content. A lower Al concentration in the buffer layer makes it more challenging for Ga atoms to diffuse through to the surface of the GaN layer. Consequently, the AlGa_N buffer with low Al content proves more effective in minimizing surface defects [13]. Conversely, increasing the Al mole fraction in the buffer layer can result in more defects at the GaN layer surface [14], which negatively affects device performance by increasing the gate leakage current [15]. An increase in gate leakage current raises the electric field in the device, potentially lowering its breakdown voltage [16]. On the other hand, a low Al concentration reduces surface defects, subsequently decreasing leakage current and enhancing the breakdown voltage of the device. Figure 5.3(a) illustrates the electric field distribution at the breakdown for both the conventional HB-HEMT and the proposed STEPHB-HEMT. Incorporating a step in the low-Al-content AlGa_N buffer in the proposed design alters the electric field distribution, effectively suppressing the electric field near the gate edge. This design modification mitigates the peak electric field at the drain-side edge of the

gate. Furthermore, the electric field near the drain edge of the gate is more concentrated in the HB-HEMT compared to the proposed device.




Fig. 5.3: Comparison between HB-HEMT and proposed STEPHB-HEMT with respect to (a) Electric field distribution and (b) Breakdown voltage

Consequently, the proposed STEPHB-HEMT achieves a higher breakdown voltage due to the reduced Al concentration in the AlGa_N buffer step. Fig. 5.3(b) compares the breakdown characteristics of the HB-HEMT and STEPHB-HEMT with L_{gd} of 6 μm in the off-state. The STEPHB-HEMT's breakdown voltage is significantly higher, measured at 2149 V, compared to the conventional HB-HEMT.

Fig. 5.4 presents contour plots of the electron concentration for the HB-HEMT and STEPHB-HEMT. The variation in Al content within the AlGa_N buffer of the STEPHB-HEMT results in differences in spontaneous and piezoelectric polarization. This leads to a non-uniform distribution of the 2DEG along the GaN channel, which modulates the electric field distribution under breakdown conditions. This enhanced electric field distribution contributes to the significantly higher breakdown voltage of the STEPHB-HEMT compared to the HB-HEMT [8]. Figs. 5.5(a) and 5.5(b) display the I_d - V_d and I_d - V_g characteristics, respectively. As the energy level of the buffer layer aligns with the GaN channel, a few electrons transfer from the channel to the buffer due to the 2DEG's high mobility. This electron transfer reduces the channel's electron density, subsequently lowering the drain current. To avoid such leakage, the AlGa_N buffer should have a slightly higher energy level than the channel. The

5.3.2. Comparison of the AC behavior of conventional HB-HEMT and proposed STEPHB-HEMT

The AC behavior of the proposed device is introduced by simulating capacitance-voltage (C-V) characteristics which are shown in Fig. 5.6 [17]. The simulation of three interelectrode capacitances, C_{gs} , C_{gd} , and C_{ds} , has been performed and converted into C_{oss} , C_{rss} , and C_{iss} as follows:

$$C_{oss} = C_{gd} + C_{ds} \quad (5.1)$$

$$C_{rss} = C_{gd} \quad (5.2)$$

$$C_{iss} = C_{gs} + C_{gd} \quad (5.3)$$

The AlGaIn buffer step with a low aluminum mole concentration reduces the parasitic capacitances in a GaN HEMT by reducing the electric field strength [18]. The smaller values of C_{oss} , C_{rss} , and C_{iss} at $V_{ds}=400$ V for STEPHB-HEMT indicate that the charge stored in the parasitic capacitances is constantly replenished to maintain the gate voltage. This, in turn, results in decreased power consumption and increased efficiency. In addition, low parasitic capacitances can also provide high switching speed, as the charge stored in the capacitances is removed before the device can switch.

5.3.3 Optimization of the Device Design Parameters

This section focuses primarily on analyzing the breakdown voltage and power handling capabilities of the proposed device. To enhance the breakdown voltage, the step thickness in the AlGaIn buffer layer was optimized. The breakdown voltage was evaluated for different step thicknesses (110 nm, 120 nm, and 130 nm) in the AlGaIn buffer layer. A maximum breakdown voltage of 2149 V was achieved with a step thickness of 110 nm. This higher breakdown voltage is attributed to the lower electric field strength in thinner steps, which results in improved breakdown performance. The breakdown voltages of the STEPHB-HEMT for various step

thicknesses (T_{step}) are illustrated in Fig. 5.7(a), while Fig. 5.7(b) shows the optimization of breakdown voltage concerning T_{step} . The breakdown voltage values for different step thicknesses are summarized in Table 5.2.




Fig. 5.6: The C-V characteristics of HB-HEMT and proposed STEPHB-HEMT with (a) C_{oss} (b) C_{rss} and (c) C_{iss}

Table 5.3 provides a comparison of the DC performance of the proposed structure with state-of-the-art devices. The results indicate that the p-GaN HEMT with the stepped hybrid AlGaIn buffer demonstrates superior breakdown voltage, Baliga's figure of merit (BFOM), and threshold voltage compared to previously reported devices. These findings highlight the significant influence of the stepped hybrid AlGaIn buffer on the electrical performance of p-GaN HEMTs.

5.4 Summary

This chapter successfully reports a novel p-GaN HEMT for high-power electronic applications. The proposed device incorporates a stepped hybrid AlGaIn buffer layer,

and through the optimization of the step thickness, a remarkable 20% improvement in breakdown voltage is achieved compared to state-of-the-art devices.




Fig. 5.7: The breakdown voltages of the STEP HB-HEMT with different values of the T_{step} and (b) Optimization of the STEP HB-HEMT at different values of T_{step} with respect to breakdown voltage

This significant increase in breakdown voltage is attributed to the redistribution of the electric field along the channel, resulting in enhanced performance. Furthermore, the proposed device demonstrates a 4% improvement in BFOM compared to existing devices, indicating enhanced power handling capabilities. Additionally, the device exhibits high transconductance and low small signal capacitances. Therefore, the results presented in this chapter demonstrate the promising potential of the proposed p-GaN HEMT with a stepped hybrid AlGaIn buffer layer as a high-performance power electronic component.

Table 6.2: The values of breakdown voltage at different values of T_{step} .

Tstep (nm)	Breakdown voltage (V)
110	2149
120	2055
130	2005

Table 6.3: Performance comparison of the proposed STEPHB-HEMT with the state-of-the-art devices.

Parameters	HB-HEMT [8]	PSAG-HEMT [10]	S-HEMT [3]	STEPHB-HEMT (Proposed Device)
Breakdown Voltage (V)	1450	1449	1781	2149
$I_{ds,max}$ (A/mm)	0.6	0.245	0.254	0.12
Threshold Voltage (V)	1.7	0.8	1.1	4.05
ON-current (A/mm)	0.1	0.1	0.004	0.1
R_{on} ($m\Omega \cdot cm^2$)	0.47	2.73	4.42	0.99
BFOM (GW/cm^2)	4.47	0.769	0.72	4.67

5.5 References

- [1] U. K. Mishra, P. Parikh and Yi-Feng Wu, "AlGaIn/GaN HEMTs-an overview of device operation and applications," in Proceedings of the IEEE, vol. 90, no. 6, pp. 1022-1031, June 2002, doi: 10.1109/JPROC.2002.1021567.
- [2] J. L. Hudgins, G. S. Simin, E. Santi and M. A. Khan, "An assessment of wide bandgap semiconductors for power devices," in IEEE Transactions on Power Electronics, vol. 18, no. 3, pp. 907-914, May 2003, doi: 10.1109/TPEL.2003.810840.
- [3] Y. Wang, S. Hu, J. Guo, H. Wu, T. Liu and J. Jiang, "Enhancement of Breakdown Voltage in p-GaN Gate AlGaIn/GaN HEMTs With a Stepped Hybrid GaN/AlN Buffer Layer," in IEEE Journal of the Electron Devices Society, vol. 10, pp. 197-202, 2022, doi: 10.1109/JEDS.2022.3145797.
- [4] Giuseppe Greco, Ferdinando Iucolano, Fabrizio Roccaforte, "Review of technology for normally-off HEMTs with p-GaN gate", Materials Science in Semiconductor Processing, vol. 78,2018,pp.96 106, doi:10.1016/j.mssp.2017.09.027.

- [5] Uemoto, Yasuhiro , Ueda, Tetsuzo , Tanaka, Tsuyoshi , Ueda, D.. (2009). Recent advances of high voltage AlGaIn/GaN power HFETs. Proc SPIE, pp.7216, doi:10.1117/12.808817.
- [6] A. Chitransh, S. Moonka, A. Priya, S. Prasad, A. Sengupta and A. Islam, "Analysis of breakdown voltage of a field plated High Electron Mobility Transistor," 2017 Devices for Integrated Circuit (DevIC), Kalyani, India, 2017, pp. 167-169, doi: 10.1109/DEVIC.2017.8073929.
- [7] Wang, H.Y. , Chiu, H.C. , Hsu, W.C. , Liu, C.M. ,Chuang, C.Y. , Liu, J.Z. , Huang, Y.L.The Impact of Al_xGa_{1-x}N Back Barrier in AlGaIn/GaN High Electron Mobility Transistors (HEMTs) on Six-Inch MCZ Si Substrate. Coatings, vol.10, no.570, 2020, doi: 10.3390/coatings10060570.
- [8] Liu, Yong , Yu, Qi , Du, Jiangfeng. (2020). Simulation design of a high-breakdown-voltage p-GaN-gate GaN HEMT with a hybrid AlGaIn buffer layer for power electronics applications. Journal of Computational Electronics, vol.19, 10.1007/s10825-020-01541-2.
- [9] S. L. Selvaraj, A. Watanabe, A. Wakejima and T. Egawa, "1.4-kV Breakdown Voltage for AlGaIn/GaN High-Electron-Mobility Transistors on Silicon Substrate," in IEEE Electron Device Letters, vol. 33, no. 10, pp. 1375-1377, Oct. 2012, doi: 10.1109/LED.2012.2207367.
- [10] X. Wei et al., "Improvement of Breakdown Voltage and ON-Resistance in Normally-OFF AlGaIn/GaN HEMTs Using Etching-Free p-GaN Stripe Array Gate," in IEEE Transactions on Electron Devices, vol. 68, no. 10, pp. 5041-5047, Oct. 2021, doi: 10.1109/TED.2021.3105088.
- [11] S. L. Selvaraj, A. Watanabe and T. Egawa, "Enhanced mobility for MOCVD grown AlGaIn/GaN HEMTs on Si substrate," 69th Device Research Conference, Santa Barbara, CA, USA, 2011, pp. 221-222, doi: 10.1109/DRC.2011.5994507.

- [12] Heikman, S.J.: MOCVD growth technologies for applications in AlGaIn/GaN high electron mobility transistors. PhD thesis, University of California, Santa Barbara (2002)
- [13] B. Wang et al., "The Mechanisms of AlGaIn Device Buffer Layer Growth and Crystalline Quality Improvement: Restraint of Gallium Residues, Mismatch Stress Relief, and Control of Aluminum Atom Migration Length," *Crystals*, vol. 12, no. 8, p. 1131, Aug. 2022, doi: 10.3390/cryst12081131.
- [14] Kaushik, Pragyey, Singh, Sankalp, Gupta, Ankur, Basu, Ananjan, Yi-Chang, Edward. (2021). Impact of Surface States and Aluminum Mole Fraction on Surface Potential and 2DEG in AlGaIn/GaN HEMTs. *Nanoscale Research Letters*, vol.16, doi: 10.1186/s11671-021-03615-x.
- [15] W. Saito, M. Kuraguchi, Y. Takada, K. Tsuda, I. Omura and T. Ogura, "Influence of surface defect charge at AlGaIn-GaN-HEMT upon Schottky gate leakage current and breakdown voltage," in *IEEE Transactions on Electron Devices*, vol. 52, no. 2, pp. 159-164, Feb. 2005, doi: 10.1109/TED.2004.842710.
- [16] Xu, Weizong, Fu, Lihua, Lu, Hai, Chen, Dunjun, Ren, Fang-Fang, Zheng, Youdou, Wei, Ke, Liu, Xinyu. (2014). Off-state breakdown and leakage current transport analysis of AlGaIn/GaN high electron mobility transistors. *Microelectronics Reliability*, vol.54, doi:10.1016/j.microrel.2014.06.005.
- [17] Anwar, S., Gulfam, S.M., Muhammad, B., Nawaz, S.J., Aurangzeb, K., Kaleem, M.: Analysis and characterization of normally-off gallium nitride high electron mobility transistors. *Computers, Materials and Continua*, vol.69, no.1, pp.1021–1037 (2021) doi: 10.32604/cmc.2021.018248
- [18] Sippel, J.C.: A physics-based analytical model of an AlGaIn/GaN high electron mobility transistor. (2004)

CHAPTER 6

ANALYTICAL MODELING OF BUFFER TRAP EFFECTS ON 2DEG DENSITY AND GATE LEAKAGE CURRENT AT CRYOGENIC TEMPERATURES

6.1 Introduction

GaN-based devices are highly attractive for power applications due to their exceptional material properties [1]-[5]. However, the normally-ON nature of GaN HEMTs poses challenges for reliable operation, necessitating a high threshold voltage [6]-[8]. The p-GaN gate approach [9] effectively achieves a reasonable threshold voltage, with cryogenic operation offering benefits such as reduced thermal noise, enhanced mobility, and improved reliability for high-power applications.

Nevertheless, the reliable operation of p-GaN HEMTs at room temperature is significantly impacted by buffer traps, particularly donor impurities within the GaN buffer. Li et al. showed that unionized donor traps slow electron release, increasing dynamic resistance and reducing 2DEG density [10], while Raja et al. reported that hot electron interactions with the buffer exacerbate trapping, leading to higher gate leakage currents and degraded dynamic ON resistance [11]. Although carbon doping improves breakdown voltage, it also introduces additional electron trapping, complicating the relationship between leakage current and 2DEG density [12]. Furthermore, donor-like defects and accumulated charges disrupt the p-GaN/AlGaN interface's electric field, causing threshold voltage instability and degrading long-term device reliability [13], [14].

To address these challenges, we present a model to optimize gate leakage current and 2DEG concentration in p-GaN HEMTs with acceptor buffer traps at cryogenic temperatures. The model, based on parameters such as Fermi level (E_F), trap concentration (N_T), and activation energy (E_T), incorporates self-consistent

Schrödinger-Poisson solutions to analyze interface potentials and 2DEG behavior. In contrast to previous analytical models for p-GaN HEMTs, which have been developed primarily for room-temperature operation and typically assume fully ionised dopants and temperature-independent trap charge, the present work introduces a cryogenic-temperature-aware framework. The model explicitly accounts for (i) the temperature dependence of buffer-trap occupancy via Eqs. (6.9)–(6.12), (ii) the cryogenic modification of permittivity and polarisation-induced voltage drops through Eqs. (6.3)–(6.7), and (iii) the resulting changes in both the 2DEG density and the electric-field-dependent gate leakage components. This enables a quantitative description of p-GaN HEMT behaviour from nominal down to cryogenic temperatures, which, to the best of our knowledge, has not been reported previously. By integrating leakage current mechanisms like thermionic emission, thermally assisted tunneling, and Poole-Frenkel emission, our approach demonstrates that buffer traps can enhance 2DEG density and mitigate leakage currents under extreme conditions. Our research significantly contributes to the existing literature on p-GaN HEMTs and provides valuable insights for the design and development of future enhancement-mode GaN devices in extreme temperature environments.

6.2 Device Schematic and Energy Band Diagram

Figure 6.1(a) illustrates the schematic of a conventional p-GaN HEMT, for which the proposed analytical model has been formulated. The device's epitaxial structure includes a 2 μm -thick Fe-doped GaN buffer layer grown on a silicon substrate, with N_a of $3 \times 10^{13} \text{ cm}^{-3}$. Above this layer lies a 10 nm-thick AlGaIn barrier, labeled as t_{AlGaIn} . At the top of the structure is a heavily magnesium-doped p-GaN cap layer, with a thickness ($t_{\text{p-GaN}}$) of 70 nm and a doping level of $1 \times 10^{19} \text{ cm}^{-3}$, which introduces acceptor-like characteristics. The model is developed using parameters sourced from prior research [15], as detailed in Table 6.1, along with several established physical constants.

Figure 6.1(b) shows the energy band profile extending from the gate down to the substrate. When a positive gate voltage (V_g) is applied to the Schottky contact

formed between the metal gate and the p-GaN layer, the junction becomes reverse-biased, causing an increase (ΔW) in the width of the depletion region within the p-GaN compared to the zero-bias condition. This widened depletion region enhances the injection of holes into the triangular quantum well at the p-GaN/AlGaN interface, leading to an increase in the 2DEG concentration in the channel. Although magnesium diffusion may slightly affect the electric field distribution in the AlGaN layer, the barrier's thinness and low doping concentration allow the field to be reasonably considered uniform. The applied gate voltage is partially dropped across the AlGaN barrier, while the remainder modulates the depletion region, facilitating the generation of both electron and hole gases. As indicated in Fig. 6.1(b), the trap energy level E_t closely follows the conduction band edge E_C but its position relative to the Fermi level E_F varies with depth and temperature. Traps located below E_F are ionised and contribute a positive space charge in the buffer, which in turn modifies the band bending and the 2DEG density at the AlGaN/GaN interface.




Fig. 6.1 (a) Schematic and (b) Energy band diagram for the p-GaN HEMT at ON-state.

6.3 Model Formulation

6.3.1 Model Electrostatics for Buffer Traps at Cryogenic Temperatures

In the case of the p-GaN HEMT, the channel charge density is represented by n (cm^{-2}), while the trap electron density within the GaN layer is denoted as n_{trap} (cm^{-2}). The

density of trapped electrons is influenced by several factors, including the Fermi level (E_F), trap concentration (N_T), and trap activation energy (E_T) [16]. The charge density for the p-GaN HEMT, determined through a self-consistent solution of the Schrödinger-Poisson equations, is expressed as [17]

$$n + n_{trap} = R \left(V_G - V_{OFF} - \frac{E_F}{q} \right) \quad (6.1)$$

where

$$R = \frac{1}{q \left(\frac{t_{AlGaIn}}{\epsilon_{AlGaIn,cryo}} + \frac{t_{p-GaN}}{\epsilon_{GaN,cryo}} \right)} \quad (6.2)$$

A detailed derivation of Eq. (6.1) from the coupled Schrodinger—Poisson equations is provided in Appendix A. Here, E_F represents the Fermi level measured relative to the conduction band edge (E_C) at the heterojunction interface. V_G denotes the externally applied gate voltage, while V_{OFF} refers to the threshold voltage. The threshold voltage, V_{OFF} , is defined as the minimum gate voltage necessary to establish a conductive channel between the source and drain terminals. It is expressed as follows [18]

$$V_{OFF} = - \left(\phi_{cryo} + \frac{\sigma_{p-GaN} t_{p-GaN}}{\epsilon_{GaN,cryo}} + \frac{q N_D t_{AlGaIn}^2}{2 \epsilon_{AlGaIn,cryo}} - V_{pz,cryo} \right) \quad (6.3)$$

where

$$V_{pz,cryo} = v_0 (1 + \alpha_{pz,AlGaIn} \Delta T) \quad (6.4)$$

$$\epsilon_{AlGaIn,cryo} = \epsilon_{AlGaIn} (1 + \beta_{AlGaIn} \Delta T) \quad (6.5)$$

$$\epsilon_{GaN,cryo} = \epsilon_{GaN} (1 + \beta_{GaN} \Delta T) \quad (6.6)$$

and

$$\Delta T = \left| \frac{T_{dev}}{T_{norm}} - 1 \right| \quad (6.7)$$

Here, ϕ_{cryo} denotes the Schottky barrier height at the cryogenic device temperature T_{dev} ; its temperature dependence is given explicitly in Eq. (6.17) as $\phi_{cryo} = \phi_p (1 + \alpha_p \Delta T)$. Here, $v_0 = \frac{\sigma_{AlGaIn} t_{AlGaIn}}{\epsilon_{AlGaIn,cryo}}$, t_{p-GaN} is the thickness, σ_{p-GaN} is the polarization

charge and $\epsilon_{GaN,cryo}$ is the permittivity of the p-GaN layer at cryogenic temperature. Moreover, t_{AlGaN} is the thickness, σ_{AlGaN} is the polarization charge and $\epsilon_{AlGaN,cryo}$ is the permittivity of the AlGaN barrier layer at cryogenic temperature. Further, T_{dev} and T_{norm} are the cryogenic temperature and nominal temperature of the device, respectively. β_{AlGaN} , β_{GaN} , and $\alpha_{pz,AlGaN}$, can be obtained from [19], [20]. Consequently, the electric field at the GaN surface (for $t_{AlGaN} \ll t_{p-GaN}$) can be articulated from (6.1), as

$$E = \frac{q(n + n_{trap})}{\epsilon_{AlGaN,cryo}} \quad (6.8)$$

The trap energy level (E_t) aligns with (E_C) but changes relative to (E_F) within the buffer. Assuming a triangular potential well at the heterojunction and considering that traps with energy levels below (E_F) are ionized, we introduce an effective width W that represents the distance from the GaN surface, as:

$$W = \frac{E_F + E_T}{qE} \quad (6.9)$$

Therefore, n_{trap} can be derived using Fermi–Dirac statistics as:

$$n_{trap} = N_T \int_0^W \frac{1}{1 + \exp\left(\frac{E_t(y) - E_F}{qV_{th}}\right)} dy \quad (6.10)$$

where

$$E_t(y) = qyE - E_T \quad (6.11)$$

Here, N_T , V_{th} , and $E_t(y)$ represent the trap concentration (in cm^{-3}), the thermal voltage, and the variation of the trap energy level within the buffer, respectively. By solving the given integral and assuming $(E_F + E_T) > qV_{th}$, the expression for n_{trap} is derived as follows:

$$n_{trap} = N_T \left(W - \frac{V_{th} \ln(2)}{E} \right) \quad (6.12)$$

Using (6.1), (6.8), (6.9), and (6.12), we obtain

$$n_{trap}^2 + (n + N_T)n_{trap} + N_T(n - RV_{GOT}) = 0 \quad (6.13)$$

for which the solution yields

$$n_{trap} = \frac{-(n + N_T) + \sqrt{(n + N_T)^2 - 4N_T(n - RV_{GOT})}}{2} \quad (6.14)$$

where

$$V_{GOT} = V_G - V_{OFF} - E_T - \left(\frac{kT}{q} \ln(2)\right) \quad (6.15)$$

The buffer traps contribute a temperature-dependent space charge that alters the electrostatics of the gate stack. As shown in Fig.6.1(b), traps with density N_T and activation energy E_T are distributed within the GaN buffer and follow the conduction band edge E_C , while their occupancy depends on the local Fermi level E_F . The resulting ionised trap charge density $\rho_i(z) = q N_T [1 - f_i(T)]$ modifies the boundary condition at the AlGaIn/GaN interface and increases the net positive charge that must be screened by the two-dimensional electron gas (2DEG). Through Eq.(6.8), this trap-induced charge directly enhances the vertical electric field in the AlGaIn barrier and thus affects both the 2DEG

density and the field-dependent gate leakage mechanisms modelled in Section 6.3.4. At cryogenic temperatures, the change in trap occupancy $f_i(T)$ leads to a different balance between buffer charge and interfacial polarisation, which explains the trends observed in Section 6.4.

6.3.2 Model Electrostatics for Potential Variations at Cryogenic Temperatures including Buffer Traps

6.3.2.1 Schottky Barrier Potential Drop

At cryogenic temperatures, the Schottky barrier potential drop (V_{sh}) in p-GaN HEMTs become crucial due to the shifting energy levels of charge carriers, affecting their ability to overcome the barrier. This voltage drop across the p-GaN depletion layer is a key parameter, derived from the 1-D Poisson's equation, especially when the gate-source voltage (V_{gs}) exceeds the threshold voltage (V_{th}). In the below equation, the value of α_p can be obtained from [21].

$$V_{sh} = \frac{qN_a}{2\epsilon_{GaN,cryo}} \left(\sqrt{\frac{2\epsilon_{GaN,cryo}(\phi_{cryo} - \psi_a)}{qN_a}} + \frac{n + n_{trap}}{N_a} \right)^2 \quad (6.16)$$

where,

$$\phi_{cryo} = \phi_p(1 + \alpha_p \Delta T) \quad (6.17)$$

6.3.2.2 AlGaN Barrier Potential Drop

At low temperatures, the change in the electric field within the AlGaN barrier affects the potential drop ($V_{barrier}$), which can be calculated using the 1-D Poisson's equation. Thus, the potential drop across the AlGaN barrier at cryogenic temperatures can be calculated using the equation:

$$V_{barrier} = \left(\frac{\sigma_{p-GaN}}{\epsilon_{AlGaN,cryo}} t_{AlGaN} \right) - \left(\frac{q\eta N_a}{\epsilon_{AlGaN,cryo}} t_{AlGaN}^2 \right) - \left(\frac{q(n + n_{trap})}{\epsilon_{AlGaN,cryo}} t_{AlGaN} \right) \quad (3.18)$$

Here, ηN_a represents the fraction of Mg dopants out-diffused from p-GaN into AlGaN [22].

6.3.3 Equation for Potential Balance and Fermi Dirac Statistics

To improve the physical accuracy of our model, we account for the voltage drops occurring across different resistive elements along the current conduction path. In addition to the previously calculated voltage drops across the sheet resistance (V_{sh}) and the AlGaN barrier ($V_{barrier}$), we now include a finite resistance located in the neutral region of the p-GaN layer adjacent to the AlGaN barrier, labeled as R_{p-GaN} . This resistance introduces an additional voltage drop, V_{p-GaN} . The overall potential distribution is then analyzed using a potential balance equation, as illustrated in the energy band diagram shown in Fig. 6.1(b), spanning from the gate metal to the GaN buffer layer, we establish the following relationship between, V_g . and the voltage drop in different regions which simplifies to (6.19) and (6.20), where $D_{n(p)} = \frac{m_{n(p)}^*}{\pi \hbar^2}$ (2-D Density of states), $m_n^* = 0.22 m_0$, $m_p^* = 0.80 m_0$, $\gamma_{0,n} = 2.12 \times 10^{-12} V m^{4/3}$, $\gamma_{0,p} = 2.5 \times 10^{-12} V m^{4/3}$, $p = \eta N_a t_{AlGaN} + n$, $V_{pGaN} = I_g \times R_{pGaN}$, $E_{f(n/p)}$ is

quasi-Fermi level, $E'_{f(n/p)}$ is fermi level w.r.t the conduction band at AlGaIn/GaN interface / Fermi level w.r.t the valence band at p-GaN/AlGaIn interface and ψ_a is activation energy of the Mg dopants.

$$V_g = E_{g,GaN} - \phi_{cryo} + \psi_a + \Delta V_{sh} + V_{pGaN} + E'_{fp} - V_{barrier} + E'_{fn} \quad (6.19)$$

$$V_g = E_{g,GaN} - \phi_{cryo} + \psi_a + \gamma_{0,n}(n + n_{trap})^{\frac{2}{3}} + \gamma_{0,p}p^{\frac{2}{3}} + \left(\frac{t_{AlGaIn}}{\epsilon_{AlGaIn,cryo}}\right) (q(n + n_{trap}) + \eta N_a t_{AlGaIn} - \sigma_{p-GaN}) + (kT_{dev}) \left(\frac{e^{\frac{(n+n_{trap})}{D_n k T_{dev}} - 1}}{e^{\frac{p}{D_p k T_{dev}} - 1}} \right) + \frac{q N_a}{2\epsilon_{GaN,cryo}} \left(\sqrt{\frac{2\epsilon_{GaN,cryo}(\phi_{cryo} - \psi_a)}{q N_a}} + \frac{n + n_{trap}}{N_a} \right)^2 \quad (6.20)$$

6.3.4 Model Electrostatics for Gate Leakage Mechanism at Cryogenic Temperatures including Buffer Traps

To model gate leakage across a wide range of gate voltages, we consider various physical phenomena, with a drain voltage (V_d) of zero. Potentials are calculated using equations (6.1) through (6.18), and charge density (n) is derived from equation (6.20) to evaluate leakage current. We use three main mechanisms to interpret gate leakage, emphasizing the role of buffer traps and cryogenic temperatures on device behavior under different bias conditions, as follows.

6.3.4.1 Thermionic Emission

At low positive bias, the leakage current's temperature dependence is significant [23,24], but buffer traps and cryogenic temperatures add complexity to the thermionic emission (TE) mechanism. Buffer traps reduce the availability of free carriers for TE by immobilizing them, while the decreased thermal energy further limits the ability of carriers to overcome the Schottky barrier at the metal/p-GaN interface. The current density resulting from this mechanism is given as

$$J_{TE} = AT_{dev}^2 \exp\left(\frac{-q(\phi_{cryo} - \beta\sqrt{E_{max}})}{kT_{dev}}\right) \quad (6.21)$$

where $A = \frac{4\pi m^* k^2}{h^3}$ represents the Richardson constant, and $\beta = \sqrt{\frac{q\pi}{\epsilon_{GaN, cryo}}}$. The maximum electric field (E_{max}) used to calculate the leakage in a low bias range across the metal/p-GaN layer is given as

$$E_{max} = \sqrt{\frac{2qN_a(V_g - V_{sh} + V_{barrier})}{\epsilon_{GaN, cryo}}} \quad (6.22)$$

6.3.4.2 Thermally Assisted Tunneling

In p-GaN HEMTs under high forward bias, the steeper band structure at the Schottky junction enhances thermally assisted tunneling (TAT) [24]. However, at cryogenic temperatures, buffer traps modify the barrier profile and charge distribution, influencing TAT-driven leakage current. Although tunneling is generally temperature-independent, reduced thermal energy decreases the thermal assistance, while buffer traps introduce localized energy states that affect tunneling, leading to a unique temperature-dependent TAT current density, which is calculated as

$$J_{TAT} = C_{TAT} E_{sh} \exp\left(-\frac{\left(q\phi_{cryo} - \frac{1}{6}\left(\frac{qhE_{sh}}{4\pi kT_{dev}\sqrt{m^*}}\right)^2\right)}{kT_{dev}}\right) \quad (6.23)$$

where, $C_{TAT} = \sqrt{2\pi m^* kT_{dev}} \left(\frac{q}{h}\right)^2$ and $E_{sh} = V_{sh}/W_d$

6.3.4.3 Poole Frenkel Emission

In p-GaN HEMTs under negative bias, gate leakage occurs via Poole-Frenkel emission (PFE) through the p-GaN cap sidewalls and passivation layer [24]. This mechanism describes the emission of carriers from trap states under the influence of an electric field, which lowers the effective potential barrier height. At cryogenic temperatures, the effects of buffer traps and the altered electric field distribution are amplified, causing substantial modifications in the PFE-driven leakage current. The PF emission current density is given as

$$J_{PFE} = C_{PFE} E \exp\left(\frac{-q(\phi_t - \beta\sqrt{E})}{kT_{dev}}\right) \quad (6.24)$$

where $C_{PFE} = q\mu_n n$ and $\beta = \sqrt{\frac{q\pi}{\epsilon_{GaN,cryo}}}$ and $E = \frac{V_g}{L_{gs}}$; L_{gs} is the shortest distance between the source and the gate.

6.4 Results and Discussion

This section presents the comparative analysis of p-GaN HEMT under varying temperature conditions. We examined three configurations: the conventional p-GaN HEMT, p-GaN HEMT with Fe deep acceptor buffer impurities that serve as buffer traps (a) at nominal temperature (Model A), and (b) at cryogenic temperature (Model B). The key innovation of Model B relative to both the conventional model and Model A is that it consistently incorporates the temperature dependence of buffer-trap occupancy, incomplete ionisation, and cryogenic permittivity into the electrostatics of the device. As a result, the predicted 2DEG density, potential drops (Fig. 6.3), and gate-leakage components (Fig. 6.4) exhibit a stronger and qualitatively different temperature dependence than would be obtained by simply extrapolating room-temperature models to lower temperatures. Our analytical modeling reveals distinct differences in device behavior across these scenarios, particularly in the 2DEG density, potential variations, and gate leakage current. This analysis provides insights into optimizing p-GaN HEMT performance across various operating conditions.

Figure 6.2(a) presents the variation 2DEG density (n_s) with gate voltage (V_g). Among the configurations, Model B achieves the highest 2DEG density due to the presence of Fe traps in the GaN buffer, which capture free electrons and generate a strong negative potential. This enhances electron confinement at the interface. At cryogenic temperatures, the Fe traps remain fully occupied, minimizing leakage into the buffer and maintaining 2DEG stability, making Model B highly suitable for low-temperature, high-performance applications. The difference between the conventional model and Model A arises from the explicit inclusion of ionised buffer-trap charge in the electrostatics of Model A. The Fe-related deep acceptor traps in the GaN buffer capture free electrons and thereby contribute an additional positive space charge $q N_T (1 - f_t)$ in Poisson's equation. This enhances the downward bending of the conduction band and increases the polarisation-induced electric field at the

AlGaIn/GaN interface, so that a larger 2DEG sheet density n_s is required to satisfy charge neutrality. In contrast, the conventional model neglects the trap-related charge and therefore underestimates the net positive charge in the buffer, leading to a lower predicted n_s .

Figure 6.2(b) illustrates the effect of the acceptor concentration (N_a) in the p-GaN layer on 2DEG density. An increase in N_a strengthens the electric field at the interface, attracting more electrons into the channel. The presence of Fe traps helps stabilize this field by capturing surplus electrons in the buffer, thus avoiding fluctuations in charge. This results in a stable and controllable 2DEG density that scales consistently with N_a , demonstrating both tunability and reliability.

In Figure 6.2(c), the impact of AlGaIn barrier thickness (t_{AlGaIn}) on 2DEG density is analyzed. As the barrier becomes thinner, the electric field intensifies, thereby enhancing the 2DEG density. Fe traps help maintain this density by localizing electrons and minimizing leakage into the buffer, allowing even thin AlGaIn layers to support high and stable 2DEG levels, which is advantageous for compact device architectures.

Figure 6.2(d) examines how temperature influences both 2DEG density and threshold voltage (V_{th}). At low temperatures, Fe traps are fully filled, leading to a stable charge distribution and maximizing the 2DEG density. As temperature rises, some electrons escape from the Fe traps due to thermal excitation, reducing the 2DEG density and causing an increase in V_{th} due to buffer leakage. This underlines the importance of Fe traps in preserving stable electrical behavior under cryogenic conditions.

Figure 6.3(a) shows that the Schottky barrier potential drop (V_{sh}) is greatest in Model B, attributed to stronger electron confinement provided by Fe traps, which enhances charge buildup at the metal-semiconductor interface. This reflects the effectiveness of Fe traps in supporting high-field regions. Additionally, Figure 6.3(b) reveals that the Schottky barrier electric field (E_{sh}) is also highest in Model B, owing to improved charge stability in the GaN buffer. This ensures reliable performance under high

electric fields with minimal leakage, which is essential for cryogenic device operation.

Fig. 6.3(b) presents the electric field (E_{sh}) at the Schottky barrier. Model B exhibits the highest E_{sh} due to the stabilization of charges in the GaN buffer. This ensures that the device can sustain high electric fields without excessive leakage or instability, a critical requirement for cryogenic operation.




Fig. 6.2: (a) Comparison of n_s across the conventional model [15], Model A and Model B. (b) Comparison of n_s with varying N_a in the p-GaN layer for the model B. (c) Comparison of n_s concerning AlGaIn barrier thickness for model B, and (d) Plot showing the variation of threshold voltage and n_s with temperature.

The AlGaIn barrier potential drop (V_{barrier}) is lowest in Model B (depicted in Fig. 6.3(c)). This reduction is due to the uniform charge distribution achieved by Fe traps, which neutralize polarization-induced charges more effectively. This leads to

improved electrostatic stability across the AlGaN barrier. The Model B exhibits the lowest maximum electric field (E_{max}) in the buffer, as depicted in Fig. 6.3(d). Fe traps reduce charge accumulation in critical regions, promoting a uniform electric field distribution and lowering peak electric fields. This reduction enhances device reliability and minimizes the risk of breakdown.

Figs. 6.4(a)-(d) present the components of gate leakage current: Poole-Frenkel emission (PFE), thermionic emission (TE), and thermally-assisted tunneling (TAT). Model B shows significantly lower gate leakage currents in all mechanisms compared to other configurations.




Fig. 6.3: Comparison of (a) V_{sh} , (b) E_{sh} , (c) $V_{barrier}$, and (d) E_{max} across the conventional model [17], Model A and Model B.

At cryogenic temperatures, Fe traps suppress PFE by immobilizing electrons. TE and TAT are also minimized due to the deep energy level of Fe traps and reduced thermal energy. This results in a 99% reduction in gate leakage current, making Model B highly suitable for cryogenic applications. Fig. 6.5 (a) and (b) compare the experimental and modelled total gate leakage current $I_{g,TOTAL}$ for three different temperatures and cryogenic temperature, respectively. Conventional model is benchmarked against an experimental device referenced from [15], [25]. This calibration confirms that the model accurately replicates the observed behavior,




Fig. 6.4: Comparison of gate leakage current components (a) $I_{g,PFE}$, (b) $I_{g,TE}$, (c) $I_{g,TAT}$, and (d) total gate leakage current ($I_{g,TOTAL}$) across the conventional model [17], Model A and Model B.

aligning closely with the experimental data. Table 6.1 provides a comparison of device parameters obtained in this paper using the conventional model, Model A, and

Model B. The table highlights that Model B demonstrates improvements in parameters that are favorable for cryogenic power electronic applications [26]-[32]. The results demonstrate that Fe deep acceptor traps play a vital role in enhancing the performance of p-GaN HEMTs at cryogenic temperatures. They improve 2DEG density, reduce leakage currents, and stabilize electric fields, ensuring reliable and efficient operation. This makes the Fe-trap model a promising approach for advanced cryogenic device applications.




Fig. 6.5: Experimental results validating the calibration of gate leakage current over the entire bias range.

6.5 Summary

In summary, we developed a physics-based model to analyze buffer trap effects on p-GaN HEMTs at cryogenic temperatures, incorporating the Fermi level (E_F), trap concentration (N_T), and activation energy (E_T). Compared to the conventional model, the proposed Model B shows a 33% increase in 2DEG density. The model also predicts a 99% reduction in gate leakage current by suppressing carrier tunneling and thermal activation through mechanisms like thermionic emission, thermally-assisted tunneling, and Poole-Frenkel emission. These results demonstrate significant improvements in device performance, highlighting the potential for cryogenic power electronics applications.

TABLE 6.1: Comparison of parameters derived from the models presented in this chapter

Parameters	Conventional Model [17]	This work (Model A)	This work (Model B)
n_s ($\times 10^{13}/\text{cm}^2$)	2.25	2	1.5
V_{sh} (V)	1.65	1.8	1.95
E_{sh} (MV/cm)	2	2.25	2.5
$V_{barrier}$ (V)	1.35	1.2	1.05
E_{max} (MV/cm)	3.75	3.6	3.45
$I_{g,TOTAL}$ (A/mm)	10^{-10}	10^{-11}	10^{-12}

Appendix A: Derivation of the 2DEG density expression (Eq. (6.1))

The charge-control relation in Eq. (6.1),

$$n + n_{trap} = R \left(V_G - V_{OFF} - \frac{E_F}{q} \right)$$

is obtained by solving the coupled Schrodinger–Poisson equations for the p-GaN/AlGaN/GaN gate stack under the triangular quantum-well approximation. The one-dimensional Poisson equation can be written as

$$\frac{d}{dz} \left[\epsilon(z) \frac{d\phi(z)}{dz} \right] = -\rho(z)$$

with $\rho(z) = \rho_{pol}(z) + qn\delta(z - z_0) + \rho_t(z)$, where ρ_{pol} is the fixed polarisation charge, n is the 2DEG sheet density at the AlGaN/GaN interface ($z = z_0$), and ρ_t is the trap-related charge in the GaN buffer. Integrating Poisson's equation from the gate metal to the 2DEG plane and enforcing continuity of the displacement field at the AlGaN/GaN interface yields

$$Q_{tot} = -\epsilon_{AlGaN,cryo} \frac{V_G - V_{OFF}}{t_{AlGaN}} = Q_{pol} + Q_{2DEG} + Q_{trap}$$

where $Q_{2DEG} = -qn$ and $Q_{trap} = -qn_{trap}$. Rearranging gives

$$n + n_{trap} = \frac{1}{q \left(\frac{t_{AlGaAs}}{\epsilon_{AlGaAs,cryo}} + \frac{t_{p-GaN}}{\epsilon_{GaN,cryo}} \right)} \left(V_G - V_{OFF} - \frac{E_F}{q} \right)$$

from which the factor R in Eq. (6.2) follows directly. An equivalent relation can be obtained from a Q–C–V analysis under the same electrostatic assumptions.

Appendix B: Derivation of Eqs. (12) and (13)

Starting from the definition of the trap electron density in Eq. (10),

$$n_{trap} = N_T \int_0^W \frac{1}{1 + \exp\left(\frac{E_t(y) - E_F}{qV_{th}}\right)} dy$$

with $E_t(y) = qyE - E_T$ from Eq. (6.11), we introduce the variable

$$u = \frac{E_t(y) - E_F}{qV_{th}} = \frac{qEy - E_T - E_F}{qV_{th}}$$

so that $du = (E/V_{th})dy$ and the integration limits $y = 0$ and $y = W$ correspond to $u_0 = -(E_F + E_T)/qV_{th}$ and $u_W = 0$, respectively. The integral can then be written as

$$n_{trap} = N_T \frac{V_{th}}{E} \int_{u_0}^0 \frac{1}{1 + \exp(u)} du$$

For $(E_F + E_T) \gg qV_{th}$ we have $u_0 \ll 0$, and the lower limit can be extended to

$$\int_{-\infty}^0 \frac{1}{1 + \exp(u)} du = \ln 2$$

Using $W = (E_F + E_T)/(qE)$ from Eq. (6.9), the above relations lead to

$$n_{trap} = N_T \left(W - \frac{V_{th} \ln(2)}{E} \right)$$

which corresponds to Eq. (6.12) in the main text.

Next, substituting Eqs. (6.1), (6.8), (6.9) and (6.12) into the expression for the electric field and rearranging terms, we obtain the quadratic equation

$$n_{trap}^2 + (n + N_T)n_{trap} + N_T(n - RV_{GOT}) = 0$$

which is Eq. (6.13). Solving this quadratic equation yields Eq. (6.14) for n_{trap} in terms of n , N_T and V_{GOT} .

6.6 References

- [1] Tian, Jiangbo, Chunyan Lai, Guodong Feng, Debmalya Banerjee, Wenlong Li, and Narayan C. Kar., “Review of recent progresses on gallium nitride transistor in power conversion application” *International Journal of Sustainable Energy*, vol.9, no.1, pp. 88–100, Aug. 2020, doi: 10.1080/14786451.2019.1657866.
- [2] Roccaforte, Fabrizio, Giuseppe Greco, Patrick Fiorenza, and Ferdinando Iucolano, “An overview of normally-off GaN-based high electron mobility transistors.” *Materials*, vol.12, no.10, 1599, May. 2019, doi: 10.3390/ma12101599.
- [3] Greco, Giuseppe, Ferdinando Iucolano, and Fabrizio Roccaforte. , “Review of technology for normally-off HEMTs with p-GaN gate.” *Materials Science in Semiconductor Processing*, 78, pp. 96–106, May. 2018, doi: 10.1016/j.mssp.2017.09.027.
- [4] He, Jiaqi, Wei Chih Cheng, Qing Wang, Kai Cheng, Hongyu Yu, and Yang Chai, “Recent Advances in GaN Based Power HEMT Devices.” *Advanced Electronic Materials*, vol.7, no.4, Jan. 2021, doi: 10.1002/aelm.202001045.
- [5] M. N. Yoder, "Wide bandgap semiconductor materials and devices," in *IEEE Transactions on Electron Devices*, vol. 43, no. 10, pp. 1633-1636, Oct. 1996, doi: 10.1109/16.536807.
- [6] U. K. Mishra, P. Parikh, and Y.-F. Wu, AlGaIn/GaN HEMTs An overview of device operation and applications, *Proc. IEEE*, vol. 90, no. 6, pp. 1022-1031, Jun. 2002.
- [7] T.-L. Wu, B. Bakeroot, H. Liang, N. Posthuma, S. You, N. Ronchi, S. Stoffels, D. Marcon and S. Decoutere Analysis of the gate capacitance voltage characteristics in p-GaN/AlGaIn/GaN heterostructures, *IEEE Electron Device Lett.*, vol. 38, no. 12, pp. 1696-1699, Dec. 2017, doi: 10.1109/LED.2017.2768099.

- [8] Z.Bhat and S. A. Ahsan, Analyzing E-mode p-channel GaN H-FETs using an analytic physics-based compact model, IEEE Trans. Electron Devices, early acces, Jan. 3, 2024, doi: 10.1109/TED.2023.3347375.
- [9] H. -C. Chiu, Y.-S.Chang, B. -H. Li, H. -C. Wang, H. -L. Kao, F. -T. Chien, C. - W. Hu, and R. Xuan "High Uniformity Normally-OFF p-GaN Gate HEMT Using Self-Terminated Digital Etching Technique," in IEEE Transactions on Electron Devices, vol. 65, no. 11, pp. 4820-4825, Nov. 2018, doi: 10.1109/TED.2018.2871689.
- [10] Li, K., Matsuda, T., Yagyu, E., Teo, K. H., and Rakheja, S. "Trapping Phenomena in GaN HEMTs with Fe- and C-doped Buffer",2022 Device Research Conference, DRC, June, 2022, doi: 10.1109/DRC55272.2022.9855817.
- [11] Raja PV, Subramani NK, Gaillard F, Bouslama M, Sommet R, Nallatamby J-C. "Identification of Buffer and Surface Traps in Fe-Doped AlGaIn/GaN HEMTs Using Y21 Frequency Dispersion Properties. Electronics", vol.10, no.24, pp:3096, 2021; doi:10.3390/electronics10243096.
- [12] S.D. Gupta (2022).Physics-based Approach For Efficient and Reliable Enhancement-mode AlGaIn/GaN High Electron Mobility Transistor (HEMT) Technology Indian Institute of Science.
- [13] Greco Giuseppe, Fiorenza Patrick, Giannazzo F., Bongiorno Corrado, Moschetti Maurizio, Bottari Cettina, Alessandrino Mario, Iucolano Ferdinando, Roccaforte Fabrizio, "Threshold voltage instability by charge trapping effects in the gate region of p-GaN HEMTs", Applied Physics Letters, vol.121, pp:233506,2022, 10.1063/5.0122097.
- [14] Liu A-C, Huang Y-W, Chen H-C and Kuo H-C. "Improvement Performance of p-GaN Gate High-Electron-Mobility Transistors with GaN/AlN/AlGaIn Barrier Structure", Micromachines, vol.15, no.4, pp:517, 2024, doi: /10.3390/mi15040517.

- [15] Z. Bhat and S. A. Ahsan, "A Comprehensive Model for Gate Current in E-Mode p-GaN HEMTs," in *IEEE Transactions on Electron Devices*, vol. 71, no. 3, pp. 1812-1819, March 2024, doi: 10.1109/TED.2024.3356432.
- [16] A. Shanbhag, M. P. Sruthi, A. Chakravorty, N. DasGupta and A. DasGupta, "Compact Modeling of Static and Transient Effects of Buffer Traps in GaN HEMTs," in *IEEE Transactions on Electron Devices*, vol. 69, no. 3, pp. 999-1005, March 2022, doi: 10.1109/TED.2022.3145334.
- [17] He Xiaoguang, Zhao De-Gang and Jiang De-Sheng "Formation of two-dimensional electron gas at AlGa_N/Ga_N heterostructure and the derivation of its sheet density expression", *Chinese Physics B.*, vol.24, April 2015, doi:10.1088/1674-1056/24/6/067301.
- [18] Madhulika, Malik Amit, Jain Niyati, Mishra Meena, Kumar S., Rawal D S and Singh Ankit, "Analytical Model to Evaluate Threshold Voltage of GaN Based HEMT Involving Nanoscale Material Parameters", *Superlattices and Microstructures*. vol. 152, pp:106834, 2021, doi:10.1016/j.spmi.2021.106834.
- [19] M. A. Alim, A. A Rezazadeh, M. M Ali, E. P. Sinulingga, P. B. Kyabaggu, Y. Zhang and C. Gaquiere "Thermal characterisation of AlGa_N/Ga_N HEMT on silicon carbide substrate for high frequency application," 2014 9th European Microwave Integrated Circuit Conference, Rome, Italy, 2014, pp. 210-213, doi: 10.1109/EuMIC.2014.6997829.
- [20] Q. Zhu, X. Ma, B. Hou, M. Wu, J. Zhu, L. Yang, M. Zhang and Y. Hao "Investigation of Inverse Piezoelectric Effect and Trap Effect in AlGa_N/Ga_N HEMTs Under Reverse-Bias Step Stress at Cryogenic Temperature," in *IEEE Access*, vol. 8, pp. 35520-35528, 2020, doi: 10.1109/ACCESS.2020.2975118.

- [21] M. S.Nazir, P.Kushwaha,A. Pampori, S.A. Ahsan andY. S. Chauhan, "Electrical Characterization and Modeling of GaNHEMTs at Cryogenic Temperatures," in IEEE Transactions on Electron Devices, vol. 69, no. 11, pp. 6016-6022, Nov. 2022, doi: 10.1109/TED.2022.3204523.
- [22] A. Abdulsalam and G. Dutta, "On the threshold voltage of normally-OFF AlGaIn/GaN heterostructure field effect transistors (HFETs) with p-(Al)GaIn gate," Semicond. Sci. Technol., vol. 35, no. 1, Jan. 2020,Art. no. 015020, doi: 10.1088/1361-6641/ab5607.
- [23] K. Horio and H. Yanai, "Numerical modeling of heterojunctions including the thermionic emission mechanism at the heterojunction interface IEEE Trans. Electron Devices, vol. 37, no. 4, pp. 1093-1098, Apr. 1990, doi: 10.1109/16.52447.
- [24] K. A. Nasyrov and V. A. Gritsenko, Transport mechanisms of electrons and holes in dielectric films, Phys.-Uspekhi, vol. 56, no. 10, pp. 999,1012, Oct. 2013, doi: 10.3367/UFNe.0183.201310h.1099.
- [25] Shivendra Kumar Singh, Thien Sao Ngo, Tian-Li Wu, Yogesh Singh Chauhan "Characterization and modeling of the mobility, threshold voltage, and subthreshold swing in p-GaN gate HEMTs at cryogenic temperatures", Appl. Phys. Lett.,vol. 125, pp. 152103. Oct 2024, doi: 10.1063/5.0223576.
- [26] T. Garg and S. Kale, "Recent Developments, Reliability Issues, Challenges and Applications of GaN HEMT Technology," in IEEE Electron Devices Reviews, vol. 1, no. 1, pp. 16-30, Oct. 2024, doi: 10.1109/EDR.2024.3491716.
- [27] T. Garg and S. Kale, "A novel p-GaN HEMT with AlInN/AlN/GaN double heterostructure and InAlGaIn back-barrier", Microelectronics Reliability, vol. 145, Jun. 2023, doi: 10.1016/j.microrel.2023.114998.

[28] T. Garg and S. Kale, "A novel stepped AlGaN hybrid buffer GaN HEMT for power electronics applications" ,Microelectronics Reliability, vol. 149, Oct. 2023, doi: 10.1016/j.microrel.2023.115232.

[29] T. Garg and S. Kale,"Optimization of structural parameters in Omega(Ω)-Shaped gate p-GaN MIS-HEMT for performance improvement", Micro and Nanostructures, vol. 188, Feb. 2024, doi: 10.1016/j.micrna.2024.207793.

[30] T. Garg and S. Kale, "A Novel Enhancement Mode GaN HEMT with MIS and p-GaN structure," 2024 IEEE 9th International Conference for Convergence in Technology (I2CT), Pune, India, 2024, pp. 1-3, doi: 10.1109/I2CT61223.2024.10543334.

[31] T. Garg and S. Kale, "A Gaussian Doped p-GaN HEMT for Power Electronics Application," 2024 IEEE Third International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), Delhi, India, 2024, pp. 1007-1010, doi: 10.1109/ICPEICES62430.2024.10719370.

[32] Sachin, Riya, S. Soni, S. Kale and T. Garg, "An Enhancement Mode Double T-Gate Field Plate GaN HEMT for Power Electronics Application," 2024 IEEE Third International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), Delhi, India, 2024, pp. 1016-1020, doi: 10.1109/ICPEICES62430.2024.107191

CHAPTER 7

CONCLUSION, FUTURE SCOPE AND SOCIAL IMPACT

7.1 Conclusion

This thesis highlights that the performance of GaN HEMTs for power electronics applications can be significantly improved by introducing novel device architectures and advanced material engineering. This thesis presents substantial advancements in GaN HEMT technology, focusing on the design, analysis, and optimization of novel structures to address key challenges such as gate leakage current, breakdown voltage, and on-resistance. The research objectives have been achieved through a combination of analytical modeling and numerical simulations.

The key findings of the research are presented, highlighting the advancements made in GaN HEMT technology for power electronics applications. Additionally, it discusses the broader implications of this work in developing high-performance and reliable power semiconductor devices, ultimately supporting the advancement of energy-efficient and sustainable technologies.

Advancements and challenges in GaN HEMT technology are explored, emphasizing its potential for high-power applications. It covered key performance metrics, including breakdown voltage, on-resistance, and gate leakage, along with innovations like p-GaN gate engineering and buffer optimization. The chapter also highlighted analytical modeling and emerging architectures, such as GaN MIS-HEMTs and multi-channel heterostructures, for improved reliability. This review provided a foundation for further advancements in GaN HEMT technology and power electronics.

The MGHEMT is presented that integrates an MIS structure with p-GaN, achieving a 14% reduction in gate leakage, a 20% increase in maximum drain current, and a 50%

improvement in threshold voltage. Additionally, the GDHEMT, employing a Gaussian doping technique, reduced gate leakage by 27%, improved drain current by 7%, and enhanced transconductance by 67%. Furthermore, a novel GaN HEMT featuring Ω -shaped gate p-GaN MIS-HEMT has been designed. This novel structure demonstrated a 33% increase in threshold voltage, a 5% enhancement in breakdown voltage, and reduced gate leakage due to optimized dielectric parameters.

A p-GaN HEMT featuring an AlInN/AlN/GaN double hetero-structure with an InAlGaN back-barrier is demonstrated. The device achieves high 2DEG density, low on-resistance, and improved current drive, with the back-barrier ensuring electron confinement and reduced gate leakage. Simulations show an 85% reduction in on-resistance, a 231% increase in drain current, and a peak transconductance of 354 mS/mm. The optimized 4 nm InAlGaN back-barrier enhances channel confinement and minimizes parasitic capacitances.

A p-GaN HEMT incorporating a stepped hybrid AlGaIn buffer for high-power applications is investigated, demonstrating significant improvements in breakdown voltage, BFOM, and transconductance. Optimization of the buffer step thickness led to a 20% increase in breakdown voltage and a 4% enhancement in BFOM by redistributing the electric field and reducing leakage current. The device also exhibited low small-signal capacitances, enabling reduced power consumption and high switching speeds.

A physics-based model to analyze buffer trap effects in p-GaN/AlGaIn/GaN HEMTs at cryogenic temperatures, incorporating Fermi level (E_F), trap concentration (N_T), and activation energy (E_T) is developed. Compared to the conventional model (Model A), the proposed Model B demonstrated a 33% increase in 2DEG density and a 99% reduction in gate leakage current by suppressing carrier tunneling and thermal activation through thermionic emission, thermally-assisted tunneling, and Poole-Frenkel emission. These findings highlight significant improvements in device performance, establishing the proposed model as a promising approach for cryogenic power electronics applications.

These findings demonstrate significant advancements in GaN HEMT technology through novel device architectures and material engineering. The proposed designs effectively address key challenges such as gate leakage, breakdown voltage, and on-resistance, enhancing efficiency and reliability. The combination of analytical modeling and simulations has provided deep insights into device behavior, leading to optimized high-performance structures. This thesis paves the way for next-generation GaN HEMTs in power electronics, enabling improved efficiency and high-power operation.

Table 7.1: Comparative analysis of performance parameters of the proposed devices.

Proposed Device	Gate Leakage Current (A/ μm)	ON-Resistance ($\text{m}\Omega\cdot\text{cm}^2$)	Breakdown Voltage (V)	Maximum Drain Current (A/ μm)	Threshold Voltage (V)	BFOM (GW/cm^2)
MGHEMT	10^{-21}	--	--	1	5	--
GDHEMT	10^{-23}	--	--	0.75	5.8	--
Ω -shaped gate p-GaN MIS-HEMT	10^{-35}	3.33	1668	--	5.2	0.8355
p-GaN HEMT with AlInN/AlN/GaN Double Heterostructure and InAlGaN Back-Barrier	10^{-32}	1.507	2010	1.99	0.2	2.6808
STEPHB-HEMT	--	0.99	2149	0.12	4.05	4.67
P-GaN HEMT at Cryogenic Temperature with Buffer Traps	10^{-12}	--	--	--	6.1	--

7.2 Future Scope and Social Impact

GaN HEMTs have significant potential for technological advancements and societal impact due to their superior properties, such as high breakdown voltage, high power density, and high-frequency operation. Below are some important directions for further research and their associated social impacts:

7.2.1 Research Directions

- Fabricate the proposed GaN HEMT devices to validate simulation outcomes through experimental verification.
- Analyze the reliability of GaN HEMTs under thermal and electrical stress using advanced diagnostic techniques.
- Employ AI and machine learning for performance optimization and predictive modeling of GaN HEMTs.
- Explore GaN HEMT behavior at cryogenic temperatures for quantum and aerospace application readiness.

7.2.2 Social Impact

- Experimental validation enables real-world deployment of optimized GaN devices in power electronics.
- Improved reliability ensures longer device lifespans in critical high-voltage, high-temperature environments.
- AI integration supports sustainable and cost-efficient semiconductor design.
- Cryogenic operation research facilitates advancements in quantum computing and space exploration.

Curriculum Vitae



Tanvika Garg

Ph.D. in Electronics and Communication Engineering

Email: gargtanvika@gmail.com | Phone: +918800643556

LinkedIn: www.linkedin.com/in/tanvikagarg

Contact Address: B-7/101 First Floor, Plot Side, Sector-17, Rohini, PIN: 110089,
New Delhi, India

EDUCATION

Ph.D. in Electronics and Communication Engineering

[Delhi Technological University](#), New Delhi, India | 2021 – present

Dissertation Title: Design and Performance Improvement of Gallium Nitride High Electron Mobility Transistor for Power Electronics Applications

Advisor: [Dr. Sumit Kale](#)

- Focused on designing, simulating, and optimizing Gallium Nitride (GaN) High Electron Mobility Transistors (HEMTs) for power electronics, improving key performance metrics such as breakdown voltage, gate leakage current, and on-resistance. Conducted analytical modeling at cryogenic temperatures to assess and enhance device reliability and performance under extreme conditions.
- Awarded the **Commendable Research Award** for excellence in research by Delhi Technological University, recognizing outstanding contributions in the field of GaN HEMTs for power electronics applications.

- Coursework CGPA: 8.50/10

Master of Technology (M.Tech) in Electronics and Communication Engineering

National Institute of Technology, Delhi, India | 2019 – 2021

- Specialization in Electronics and Communication Engineering
- *Thesis Title:* FPGA-Based Implementation of Low Latency SRAM-based TCAM for Group Updation
- GPA: 8.41/10 (Rank: 3rd)
- GATE Qualified (2019)

Bachelor of Technology (B.Tech) in Information and Communication Technology

Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat, India | 2009 – 2013

- Major in Information and Communication Technology
- CPI: 7.35/10
- AIEEE Rank: 11357

PUBLICATIONS

Journal Papers

- Tanvika Garg and Sumit Kale, "Recent Developments, Reliability Issues, Challenges and Applications of GaN HEMT Technology," in *IEEE Electron Devices Reviews*, doi: 10.1109/EDR.2024.3491716.
- Tanvika Garg, Sumit Kale, "A novel p-GaN HEMT with AlInN/AlN/GaN double heterostructure and InAlGa_N back-barrier", *Microelectronics Reliability*, vol. 145, pp.114998, 2023, doi: 10.1016/j.microrel.2023.114998.

- Tanvika Garg, Sumit Kale, “A novel stepped AlGa_N hybrid buffer GaN HEMT for power electronics applications”, *Microelectronics Reliability*, vol. 149, pp.115232, 2023, doi: 10.1016/j.microrel.2023.115232.
- Tanvika Garg, Sumit Kale, “Optimization of structural parameters in Omega(Ω)-Shaped gate p-GaN MIS-HEMT for performance improvement”, *Micro and Nanostructures*, vol. 188, pp.207793, 2024, doi: 10.1016/j.micrna.2024.207793.
- Tanvika Garg and Sumit Kale “Analytical Modeling of Buffer Trap Effects on 2DEG Density and Gate Leakage Current in p-GaN HEMT at Cryogenic Temperatures”, *IEEE Transactions on Devices and Materials Reliability* (Under Review)

Conference Papers

- T. Garg and S. Kale, "A Novel Enhancement Mode GaN HEMT with MIS and p-GaN structure," 2024 *IEEE 9th International Conference for Convergence in Technology (I2CT)*, Pune, India, 2024, pp. 1-3, doi: 10.1109/I2CT61223.2024.10543334.
- T. Garg and S. Kale, "A Gaussian Doped p-GaN HEMT for Power Electronics Application," 2024 *IEEE Third International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)*, Delhi, India, 2024, pp. 1007-1010, doi: 10.1109/ICPEICES62430.2024.10719370.
- Sachin, Riya, S. Soni, S. Kale and T. Garg, "An Enhancement Mode Double T- Gate Field Plate GaN HEMT for Power Electronics Application," 2024 *IEEE Third International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)*, Delhi, India, 2024, pp. 1016-1020, doi: 10.1109/ICPEICES62430.2024.10719173.

- Bharti, M. and Garg, T., “Analysis of SPA Scheme for Massive MIMO”, In: Bansal, R.C., Agarwal, A., Jadoun, V.K. (eds) *Advances in Energy Technology. Lecture Notes in Electrical Engineering*, vol 766. Springer, Singapore, 2022, doi: 10.1007/978-981-16-1476-7_5.
- Bharti, M., Joshi, A. and Garg, T., “Controlling an SSB-SC Amplitude Modulator Using a Second-Order Control System”, In: Bansal, R.C., Agarwal, A., Jadoun, V.K. (eds) *Advances in Energy Technology. Lecture Notes in Electrical Engineering*, vol 766. Springer, Singapore, 2022, doi:10.1007/978-981-16-1476-7_44.
- Bharti, M., Shukla, M., Joshi, A. and Garg, T., “Simultaneous Frequency and SSB Modulation for Ultrasonic Speakers”, In: Bansal, R.C., Agarwal, A., Jadoun, V.K. (eds) *Advances in Energy Technology. Lecture Notes in Electrical Engineering*, vol 766. Springer, Singapore, 2022, doi:10.1007/978-981-16-1476-7_45.

Book Chapters

- Manisha Bharti and Tanvika Garg, "Testing of Semiconductor Scaled Devices", in *Nanoscale Semiconductors*, CRC Press, 2022, pp. 175-186.
- Manisha Bharti and Tanvika Garg, "Quantum Computing", in *Wireless Communication Security*, John Wiley & Sons, Inc., 2022, pp. 59-68.
- Tanvika Garg and Manisha Bharti, “Congestion Control Protocols for UWSNs” in *Energy-Efficient Underwater Wireless Communications and Networking*, IGI Global, 2021, pp. 85-100.
- Tulika Garg, Manisha Bharti and Tanvika Garg, “Wireless Underground Sensor Networks” in *Harnessing the Internet of Things (IoT) for a Hyper-Connected Smart World*, Apple Academic Press, 2022, pp. 179-195.

Patents

- Tanvika Garg et al., “A Semiconductor Device for Power Electronics Applications”, Application No.: 202511010535 (**India Patent, Published, Date:07/02/2025**)
 - Tanvika Garg et al., “T-shaped Control-Gate with Dual-Cavity Silicon Nanowire Reconfigurable FET (TCG-DC SiNW RFET) based Biosensor”. (**Patent Published**)
-

Professional Organizations

- ORCID member ID: [0009-0004-9145-5170](#)
 - Web of Science Researcher ID: [LMP-0307-2024](#)
 - Google Scholar ID: [WvakSrgAAAAJ](#)
-

TEACHING EXPERIENCE

Teaching Assistant

1. [Analog Electronics](#), Department of Electronics and Communication Engineering, Delhi Technological University, August-November (2022 and 2023), January-ongoing (2025)
 2. [VLSI Design](#), Department of Electronics and Communication Engineering, Delhi Technological University, January-April (2023 and 2024) and January-ongoing (2025).
 3. [Basic Electronics Circuits](#), Department of Electronics and Communication Engineering, Delhi Technological University, August-November (2024).
- Assisted in teaching

- Supervised lab sessions and helped students with assignments and projects
 - Graded exams and assignments
-

TECHNICAL SKILLS

- **Programming Languages:** MATLAB, Verilog
 - **Software/Tools:** LaTeX, Origin, Microsoft Visio, LTSpice, Cadence Virtuoso, Microsoft Office
 - **Simulation & Modeling:** Silvaco Atlas TCAD, MATLAB
-