

Study and simulation of VCII+ and its applications

A
MINOR PROJECT REPORT

Submitted by

NIKKEE KUMARI

(2K19/VLS/09)

MASTER OF TECHNOLOGY

IN

VLSI DESIGN & EMBEDDED SYSTEM

Under the guidance of

Dr. Rajeshwari Pandey

Professor

Dept. of Electronics & Communications, DTU, Delhi



Department of Electronics & Communication Engineering
Delhi Technological University
(Formerly Delhi College of Engineering)
Delhi – 110042



Department of
Electronics and Communication Engineering
Delhi Technological University
Delhi-110042
www.dce.edu

CERTIFICATE

This is to certify that the Minor project titled “**Study and simulation of Voltage Conveyor II+ and its application**” is a bonafide record of work done by **Nikkee Kumari, Roll No. 2K19/VLS/09** at **Delhi Technological University, New Delhi** for the Minor Project. This project was carried out under my supervision and has not been submitted anywhere else, either in part or full, for the award of any other degree or diploma to the best of my knowledge and belief.

Date: 24.1.21

A handwritten signature in blue ink, reading "R. Pandey", with a horizontal line drawn underneath it.

Dr. Rajeshwari Pandey
Professor

Electronics & Communication Engineering Department
Delhi Technological University, Delhi

ACKNOWLEDGEMENT

It gives me immense pleasure to express my deepest sense of gratitude and sincere thanks to my highly respected and esteemed guide **Dr. Rajeshwari Pandey (Professor, ECE)**, for her valuable guidance, encouragement and help in completing this work. Her useful suggestions for this whole work and co-operative behavior are sincerely acknowledged.

At the end I would like to express my sincere thanks to all friends and others who helped me directly and indirectly during this project work.

Nikkee Kumari

Nikkee Kumari

Roll no: 2K19/VLS/09

M.TECH.

(VLSI Design and Embedded System)

ECE Department

DTU, Delhi

INDEX

<u>Title</u>	<u>Page No.</u>
Abstract	7
Chapter-1 Introduction	8-9
1.1 Background	8
1.2 Second Generation Voltage Conveyor	8
1.3 Organisation of this project	9
Chapter-2	10-15
2.1 Implementation of a VCII+ at 180nm CMOS Technology	10
2.2 Simulation Results for VCII+ Characteristics	12
Chapter-3 VCII+ applications	16-24
3.1 Voltage Amplifier	16
3.1.1 Response of Voltage Amplifier to step input	16
3.1.2 Frequency response analysis of Voltage Amplifier for different gains	17-19
3.2 Voltage Differentiator	19-20
3.3 Voltage Integrator	20-21
3.4 Current Buffer	21
3.5 Voltage Buffer	22
3.6 V to I converter	23
Conclusion	25
References	26

LIST OF FIGURES

Figure No.	Title	Page No.
Fig.1.2.1	VCII+ symbol	8
Fig.2.1.1	Internal CMOS circuitry of VCII+	10
Fig.2.2.1	schematic for VCII+ circuit simulation	12
Fig.2.2.2	graph for I_x v/s I_y and current gain β	13
Fig.2.2.3	graph for V_z v/s V_x and Voltage gain α	13
Fig.2.2.4	Graph for calculating parasitic impedance at nodes X, Y And Z.	14
Fig.3.1.1	Voltage Amplifier implemented using VCII+	16
Fig 3.1.2	Voltage Amplifier with step input	16
Fig 3.1.3	Step Response of Voltage Amplifier	17
Fig 3.1.4	Frequency analysis of voltage amplifier with gain 2	17
Fig 3.1.5	Frequency Response plot of voltage amplifier with voltage gain 2	18
Fig 3.1.6	frequency analysis of voltage amplifier for a voltage gain of 5	18
Fig 3.1.7	Gain and Phase plot of voltage amplifier with gain of 5.	19
Fig 3.2.1	Voltage Differentiator implemented using VCII+	19
Fig 3.2.2	Simulated graph for Voltage Differentiator	20
Fig 3.3.1	Voltage Integrator implemented using VCII+	20
Fig 3.3.2	Voltage Integrator simulated graph	21
Fig 3.4.1	Current Buffer implemented using VCII+	21
Fig. 3.4.2	Simulated graph for current buffer	22
Fig 3.5.1	Voltage Buffer implemented using VCII+	22
Fig.3.5.2	Voltage Buffer simulation result	22
Fig 3.6.1	V to I converter implemented using VCII+	23
Fig.3.6.2	V to I converter simulated graph	24

LIST OF TABLES

TABLE NO.	TITLE	PAGE NO.
Table I.	Transistor Aspect Ratios	11
Table II.	Value of Current Sources	11
Table III.	The Proposed VCII+ performance parameters	15

ABSTRACT

In this project, simulation of an analog block “Second Generation Voltage Conveyor” has been implemented at 180nm technology node. Technology node has been reduced in order to reduce the area requirement in such a way to improve its characteristics. Static Power dissipation is also getting reduced because of reduction in Mosfet sizes and Supply Voltages. Delay also reduces with reduction in Technology Node and Supply Voltages

In the end, simulation work has been carried using this block in applications like Amplifier, Integrator, Differentiator, V to I convertor, Voltage Buffer and Current Buffer to check the transient and frequency response of these applications. The performance of all the designs is investigated through extensive Cadence Virtuoso simulations using 180nm technology node and 0.9volt Power Supply.

Chapter-1 Introduction

1.1 background

Electronic systems are an inseparable part of everyday life. Analog circuits comprise a large part of electronic systems. As the scale of integration increases, the usability of circuits is restricted by the augmenting amounts of power and area consumption. Therefore, with the growing popularity and demand for the battery-operated portable devices such as mobile phones, tablets, and laptops, the designers try to reduce power consumption and area of such systems while preserving their speed. Optimizing the W/L ratio of transistors is one approach to decrease the power-delay product (PDP) of the circuit while preventing the problems resulted from reducing the supply voltage.

Recently, a new class of active building blocks called voltage conveyors (VCs) has attracted the attention of researchers. The sparkling feature of VCs is having both high impedance current output port and a low impedance voltage output port. Therefore, they can be suitably used in applications requiring output signal in the form of voltage or current.

1.1 Second Generation Voltage Conveyor (VCII+)

It is a three-port analog block, where terminals are denoted by X, Y, and Z. The outputs of its three ports in terms of their corresponding inputs at relatively low frequencies are represented by

$$I_x \approx -\beta * I_y,$$

$$V_z = \alpha * V_x,$$

$$V_y = 0$$

where α and β (close to unity) are current gain between Y and X terminals and voltage gain between X and Z terminals, respectively.




Fig.1.1.1. VCII+ symbol

Y and Z terminals in VCII+ have a low impedance (ideally zero) while X is a high impedance (ideally infinite) terminal.

The Y terminal is a current input terminal with ideally zero input impedance, the X terminal is a current output terminal with ideally infinite impedance and finally the Z terminal is a voltage output terminal which has ideally zero impedance. Therefore, the internal structure of a VCII+ consists of a current buffer between Y and X terminals and a voltage buffer between X and Z terminals.

1.2 Organisation of report

This report work is organized into 4 chapters.

Chapter 1 deals with the introduction of VCII+ as a convenient building block that provides a simplified approach to the design of analog systems with either current or voltage outputs.

Chapter 2 presents the simulation of characteristics of Voltage Conveyor II+.

Chapter 3 presents the simulation work of applications designed using VCII+. These applications are: Voltage Amplifier, Voltage Integrator, Voltage Differentiator, V to I convertor, Voltage Buffer, Current Buffer.

Chapter 4 concludes the work with brief summary of this dissertation and future scope of this work.

Chapter-2

2.1. Implementation of a VCII+ at 180nm CMOS Technology (Supply Voltages $\pm 0.9\text{V}$)

A CMOS implementation of a VCII+ [1] is shown in Fig.2.1. It is composed of a current buffer between Y and X terminals and a voltage buffer between X and Z terminals. The current buffer is formed with transistors M1-M7 and current sources IB1-IB4, while the voltage buffer is also made of M8, MA1-MA3 and IB5- IB7 current sources. Negative feedback loop, established by M1-M3, sets the offset voltage at Y terminal equal to ground and reduces its impedance. The second negative feedback loop, formed by M4-M7 transistors, further reduces the impedance at Y terminal and transfers input current to X terminal. Also, a super transistor (MA1-MA3) [2-3] has been used in the implementation of voltage buffer. The negative feedback loop in the super transistor provides a very low impedance at Z terminal and a high accuracy in transferring voltage signals between X and Z terminals.

This circuit is implemented at 180nm CMOS Technology and Supply Voltages of $\pm 0.9\text{V}$ are used.




Fig.2.1.1 CMOS implementation of a VCII+

Mentioned below are the aspect ratios of MOSFET transistors and the values of current sources used in this simulation.

TABLE-I. Transistors Aspect ratios

Transistor	W(um)	L(um)	Type
M1	18	0.180	nmos
M2	18	0.180	nmos
M3	18	0.180	nmos
M4	1.8	1.8	nmos
M5	1.8	1.8	nmos
M6	1.8	1.8	nmos
M7	1.8	1.8	nmos
M8	45	1.8	nmos
MA1	45	1.8	nmos
MA2	1.8	0.180	nmos
MA3	1.8	0.180	nmos

TABLE-II. The value of current sources

Current Source	Value(uAmp)
IB1	8
IB2	8
IB3	7.5
IB4	15.5
IB5	15.5
IB6	7
IB7	23

2.2 Simulation Results




Fig.2.2.1 schematic for VCII+ circuit simulation

There is a current buffer that exists between node Y and node X of VCII+. Ideal value of β is Unity. From graph in fig 2.2.2,

β lies in the range **0.994 to 1.002**.

When $I_x=0$ there is current of **73.22 pAmp** flowing through Y node. This is happening because current gain β is not unity. So there is a small offset in the range of picoAmp.




Fig.2.2.2 graph for I_x v/s I_y and current gain β

There is a voltage buffer between Z and X node of Voltage Conveyor II+ i.e $V_z = \alpha V_x$ where α is voltage gain. Ideal value of α should be 1. Value of α as shown in graph of fig 2.2.3.

$$\alpha = 0.99$$




Fig.2.2.3 Plot for V_z v/s V_x and Voltage gain α

Parasitic Impedances are present at three nodes X, Y, Z of Voltage Conveyor II+. The Y terminal is a current input terminal with ideally zero input impedance, the X terminal is a current output terminal with ideally infinite impedance and finally the Z terminal is a voltage output terminal which has ideally zero impedance.

From graph in fig 2.2.4 calculated values for parasitic at different nodes are (10KHz frequency)

Node X:

$$R_x = 1.7965 \text{ M}\Omega \quad C_x = 3.353 \text{ nF}$$

Node Y:

$$R_y = 65.999 \Omega \quad L_y = 4.04 \mu\text{H}$$

Node Z:

$$R_z = 0.7641 \Omega \quad L_z = 1.58 \mu\text{H}$$




Fig.2.2.4 Graph for calculating parasitic impedences at nodes X, Y And Z.

TABLE-III The proposed VCII+ performance parameters

Parameter	Value	Ideal Value
Technology node	180nm	-
Supply Voltages	$\pm 0.9\text{volt}$	-
R_x, C_x	$1.7965\text{M}\Omega, 3.353\text{nF}$	∞
R_y, L_y	$65.999\Omega, 4.04\mu\text{H}$	0
R_z, L_z	$0.7641\Omega, 1.58\mu\text{H}$	0
α	0.99	1
β	0.99	1
Static Power Consumption	$152.1\mu\text{Watt}(84.5\mu\text{Amp})$	-

Chapter-3 VCII+ applications

3.1. Voltage Amplifier

Function of Voltage Amplifier is to produce an amplified replica of applied input voltages. Voltage conveyor can be used as to implement a voltage amplifier as shown below in fig.3.1.1.




Fig.3.1.1 VCII+ based as a Voltage Amplifier

By ignoring the parasitic of VCII+ nodes, Current flowing through node Y can be found as

$$I_y = V_{in} / R1$$

as node Y is at Ground Potential. As a result of the current-buffer between Y and X terminals, V_x is found as:

$$V_x = -R2 * I_y = -R2 * \beta * (V_{in} / R1)$$

There is a voltage buffer between Z and X node of Voltage Conveyor II having voltage gain of β . Combining all the above relations, Voltage Gain of amplifier using VCII+ can be found as

$$A_v = V_{out} / V_{in} = -\beta * \alpha * (R2 / R1)$$

where values of α and β are close to unity. Realizing Voltage Amplifier using VCII+ requires only one VCII+ block that results in reduced power consumption and a simpler circuitry. Transfer functions implemented with VCII exhibit wider frequency performance.

3.1.1 Response of Voltage Amplifier to a step input

Transient analysis is done in order to check the step response of voltage amplifier and the delay associated with it. A step of 10mvolt is applied as input signal.




Fig.3.1.2 Voltage amplifier with step input

Value of Resistances R1 and R2 used for transient analysis are: **$R2 = 10K\Omega$ and $R1 = 5K\Omega$.**

Voltage Amplifier Realized is of inverting type using VCII+. Gain of amplifier A_v using the above values of resistances:

Voltage Gain of amplifier $A_v = 2$.

There is an offset of 1mvolt as can be seen from the simulated graph below. This offset is present because of values of β and α are close to unity i.e 0.99 and not unity which is the ideal value. Delay is 38nsec.




Fig 3.1.3 Step Response of Voltage Amplifier

3.1.2 Frequency Response analysis of Voltage Amplifier for different gains




Fig.3.1.4 voltage amplifier for frequency analysis with gain 2.

AC analysis of voltage amplifier is done in order to check the Gain and Bandwidth. A unit amplitude ac signal is used as input and frequency is varied for this analysis. Bandwidth is high as there is no feedback used in realizing it. As shown in fig 3.1.4, Values of Resistances are: $R2=10K\Omega$, $R1=5K\Omega$.

Using these values calculated ideal Gain is:

$$A_v = V_{out} / V_{in} = 2 = 6.02\text{dB}.$$

But the actual gain as can be seen from the fig 3.1.5 is 5.92 dB. There is a deviation of 0.1dB from the ideal value. 3dB Bandwidth as can be seen from below graph at voltage gain of 2 is:

$$3\text{dB Bandwidth} = 151.69 \text{ MHz}.$$




Fig 3.1.5 Frequency Response plot of voltage amplifier with voltage gain 2.

Frequency response for amplifier gain of 5 is shown in fig 3.1.6. Values of Resistances in fig 3.1.6 are: **R2=5KΩ, R1=1 KΩ**. Using these values calculated Gain is:

$$\text{Ideal gain } A_v = V_{out} / V_{in} = 5 = 13.97\text{dB}.$$




Fig 3.1.6 frequency analysis of voltage amplifier for a voltage gain of 5

But the actual gain as can be seen from the frequency plot in fig 3.1.7 is 13.679 dB. There is a deviation of 0.3dB from the ideal value. 3dB Bandwidth as can be seen from below graph at voltage gain of 5 is:

3dB Bandwidth = 50.23 MHz.




Fig 3.1.7 Gain and Phase plot of voltage amplifier with gain of 5.

3.2 Voltage Differentiator

Mathematical operation of Differentiation is being performed by this circuit and output follows the rate of change of input. Fig 3.2.1 shows the application of VCII+ to perform a voltage differentiation. In this circuit, the transfer function is found as (by ignoring VCII parasitic):

$$V_{out} / V_{in} = \alpha \beta S C R$$




Fig 3.2.1 Voltage Differentiator using vcII+

As shown in Fig 3.2.2 is the simulated graph for Voltage Differentiator. In this graph input waveform is a triangular waveform having peak to peak voltage of $\pm 100\text{mV}$. Output is a square waveform having peak to peak value of $\pm 20\text{mV}$ and is inverted.




Fig 3.2.2 Simulated graph for Voltage Differentiator

Again, in this case, the advantage of using a VCII as a voltage differentiator is that only one building block is required. It is important to note that, for differentiator application, the output is inverted.

Compared to Op-amp Based differentiator, VCII based circuits enjoy low power consumption and reduced complexity.

3.3 Voltage Integrator

Mathematical operation of Integration is being performed by this circuit and input follows the rate of change of output. Fig 3.3.1 shows a voltage integrator realized using VCII+. The transfer function of VCII+ based voltage integrator (by ignoring parasitic) is expressed as:

$$V_{out} / V_{in} = \beta * \alpha * (1/S C R)$$




Fig 3.3.1 Voltage Integrator realized using VCII+

Input as shown in fig 3.3.2 is a square waveform with **peak to peak $\pm 100\text{mV}$** . Output of Integrator using VCII+ is a triangular waveform with **peak to peak approx $\pm 500\text{mV}$** with very small offset. Output waveform is also inverted. It is important to note that, for integrator application, the output is inverted. Compared to Op-amp Based integrator, VCII based circuits enjoy low power consumption and reduced complexity.




Fig 3.3.2 Voltage Integrator simulated graph

3.4 Current Buffer

Current Buffer is an electronic circuit used to transfer current from input having less impedance to output having high impedances. It is designed to prevent signal sources from getting affected because of any difference in amount of current drawn by output loads. Show in the fig 3.4.1 is application of VCII+ as current buffer. Current input in the range 0 to $15\mu\text{A}$ is applied at the input node Y. Current Output is taken at node X. The transfer function of a current buffer:

$$I_{out} / I_{in} = \beta$$

The input impedance is equal to Z_y and the output impedance is Z_x .




Fig 3.4.1 Current Buffer realized using VCII+

From above graph fig 3.4.2 it can be seen that output current is following the input current. value of current buffer gain lies in the range **0.994 to 1.002**.




Fig. 3.4.2 Simulated graph for current buffer

3.5 Voltage Buffer

Voltage buffer Circuit can also be implemented using VCII+. For a voltage buffer, the transfer function:

$$V_{out} / V_{in} = \alpha$$

For VCII-based voltage buffer, the input impedance is equal to Z_x and the output impedance is Z_z .




Fig 3.5.1 Voltage Buffer realized using VCII+

Shown in fig 3.5.2 is simulated graph for Voltage buffer. Its gain is close to unity for voltage below 400mV.olt.




Fig.3.5.2 Voltage Buffer simulation result

3.6 V to I Converter

Fig 3.6.1 shows the application of VCII as V to I converter. Input voltage is applied at Y terminal and output current is taken at X terminal. Output current proportional to input voltage is obtained and proportionality constant is defined by the value of R chosen. By ignoring terminals parasitic, a simple analysis gives its transfer function as:

$$I_{out} / V_{in} = \beta / R.$$




Fig 3.6.1 V to I converter using VCII+

Shown in fig 3.6.2 is a simulation graph for V to I converter. Value of resistance R used is **10K Ω** . Input voltage of 20mV is used. And a current of 2mA is obtained at the output node which is node X. Current obtained is inverted in nature.




Fig.3.6.2 V to I converter simulated graph

Chapter-4 Conclusion

VCII+ as a analog building block is simulated at 180nm technology node using Cadence Virtuoso. Area is reduced by reducing the technology node from 350nm to 180nm. Static Power Consumption has been also reduced by reducing the voltage source to ± 0.9 volt. Characteristics of VCII+ is either improved or it remain as it was earlier in the research paper.

VCII+ block is then used to build applications like Integrator, Differentiator, Voltage Amplifier, V to I convertor, Current Buffer and Voltage Buffer. Using VCII+ in these applications resulted in higher 3dB Bandwidth and less Power consumption. Reducing technology node also improves the delay of the circuit.

References

- [1]. Safari, L., Barile, G., Stornelli, V., *et al.*: ‘An overview on the second generation voltage conveyor: features, design and applications’, *IEEE Trans. Circuits Syst. II, Express Briefs*, 2019, **66**, (4), pp. 547–551
- [2]. L. Safari, S. J. Azhari, “A novel wide band super transistor based voltage feedback current amplifier”, *Int. J. Electron. Commun. (AEUE)*, vol. 67 pp.624– 631, 2013.
- [3] J.M. Martinez-Heredia, A. Torralba, “Enhanced source-degenerated CMOS differential (L. Safari) transconductor”, *Microelectronics Journal*, vol. 42, pp.396–402, 2011.