

# **SELF-CONSISTENT LCAO-BASED DFT ANALYSIS OF FERROELECTRIC AND GATE MATERIAL ENGINEERED NEGATIVE CAPACITANCE FET FOR IMPROVED DEVICE-CIRCUIT PERFORMANCE**

**A Thesis Submitted  
In Partial Fulfillment of the Requirements  
for the degree of**

**DOCTOR OF PHILOSOPHY**

**by**

**RASHI MANN**

**(Roll No. 2K19/PHDAP/05)**

**Under the Supervision of**

**Prof. RISHU CHAUJAR**

**Professor, Department of Applied Physics  
Delhi Technological University**



**Department of Applied Physics**

**DELHI TECHNOLOGICAL UNIVERSITY**

**(Formerly Delhi College of Engineering)**

**Shahbad Daultpur, Main Bawana Road, Delhi-110042. India**

**OCTOBER 2024**

**© Delhi Technological University–2024**

**All rights reserved.**



***“All that I am, and all that I hope to be, I owe to  
my parent’s love, guidance, and support”***

## ACKNOWLEDGMENTS

---

*Through my PhD journey, I have learned patience, resilience, and the power of perseverance. I have grown not only as a researcher but as an individual, learning to embrace uncertainty and face challenges head-on. This experience taught me the value of failure—it is in the setbacks that I discovered my strengths and found new ways to approach problems. This journey would have been impossible without the love and support of those around me. My family stood by me, encouraging me when I felt discouraged. My friends offered laughter and perspective when I needed it most. The guidance and mentorship of my supervisor was contributory, not only in my academic development but in navigating the many challenges of the PhD process.*

*First and foremost, I would like to express my deepest gratitude to my supervisor, **Prof. Rishu Chaujar**. Your unwavering support, encouragement, and belief in my abilities have been the pillars that sustained me throughout this PhD journey. You not only treated me with love and care but also strictly corrected me whenever I got sidetracked from my work, which has shaped me as a researcher and nurtured my personal growth and development. There were moments when I doubted myself, but your patience, wisdom, and constant reassurance gave me the strength to keep pushing forward. You've not only been an academic guide but also a mentor who has shaped my way of thinking and approaching challenges. For your invaluable feedback, for always making time for my questions, and for your kindness during the tough times, I am truly grateful. I couldn't have asked for a better supervisor, and I will always carry the lessons I've learned from you with me.*

*I am thankful to **Prof. Prateek Sharma** (Vice Chancellor, DTU) and **Prof. Vinod Singh** (HoD, Applied Physics, DTU) for providing the necessary resources to facilitate the research activity. I further thank the experts and SRC and DRC members **Prof. S.C Sharma** (chairman DRC), **Prof. R.S. Gupta** (External Expert), **Prof. Avinashi Kapoor** (External Expert), and **Prof. Poornima Mittal** (expert outside the department) for generously dedicating their valuable time to serve on my committee and providing their invaluable support of my thesis. Also, I thank all the faculty members of the Department for their helpful recommendations and advice during my Ph.D. journey.*

*The journey of pursuing a PhD is a challenging and demanding effort that often requires the support and encouragement of good friends. I consider myself incredibly fortunate to have developed meaningful friendships during my PhD. I want to thank **Dr. Vineet Sharma** for his support and encouragement. Receiving rejections from academic journals is an inevitable part of the research process, and it can be disheartening and discouraging. However, Vineet has always been there to uplift my spirits and motivate me. Thank you for walking this journey with me. I thank my dearest friend, **Viren**, a person who has loved me like an elder brother. His ability to listen and to always be there for me is the quality I cherish most in him. He has brought immeasurable joy and positivity into my PhD.*

*I would like to extend my heartfelt thanks to **Dr. Bhavya Kumar**, who has been more than just a senior, your support throughout this journey felt like that of an elder brother. From guiding me through the intricacies of research to offering words of wisdom when I needed them most, your presence has been a constant source of strength and reassurance. I'm deeply grateful for your kindness, and generosity, and for always being there when I needed guidance. I will definitely miss your storytelling sessions and the laughter we had on this journey. Also, I want to thank **Dr. Samriti Sharma** and **Dr. Megha Sharma**, **Dr. Mekonnen Getnet Yirak** for all the healthy discussions we had that have helped me get through this endeavor. Next, I want to thank, **Dr. Ankita Banwal** and **Yakshansh** who offered valuable advice for navigating the challenges in my professional and personal life. I deeply appreciate and cherish the friendship we share.*

*I would like to sincerely thank my juniors, **Anshul, Yash, Ayushi, Kajal, Shubhdha, and Shikha** for their support and assistance throughout this journey. Your enthusiasm, fresh perspectives, and willingness to help make a significant difference during some of the most challenging moments. Whether it was assisting with work, sharing ideas, or simply offering a friendly chat, your presence made the process more enjoyable and manageable. I'm proud to have worked alongside such talented and dedicated individuals, and I wish you all the best in your future endeavors. Among them, **Anshul** is a pure-hearted individual, who has been more like a younger sister than just a junior to me. Your positive energy has been such a blessing throughout this journey. Whether it was brainstorming ideas together, sharing late-night chat sessions, or simply being there to lift my spirits, you made this experience so much more bearable and enjoyable. You've always had my back, and your support has*

*meant the world to me. I'm so grateful for your friendship and sisterly care—you're a big part of what got me through this. Thank you for everything.*

*Ayushi Lamba is a truly down-to-earth person who has no ill will toward anybody. She has a profound and genuine respect for me, and every time I ask for her assistance, she completes the tasks with remarkable ease. Also, I want to extend my heartfelt appreciation to my juniors, **Yash Pathak, Kajal Verma, Shubhdha, and Shikha**, for always respecting and admiring me. Cheers to the countless fun-filled moments we've shared in our lab, making my journey truly memorable and enjoyable. I'm grateful for everything you all have done and for the genuine friendship we've built along the way. Thank you for being an amazing junior.*

*I want to express my deepest gratitude to my wonderful husband, **Dr. Aashish Sangwan**. Your unwavering love, support, and understanding have been my anchor throughout this journey. You have been my biggest cheerleader, encouraging me during moments of self-doubt and celebrating every achievement, big and small. Your patience and belief in me made all the difference, allowing me to pursue my dreams with confidence. Thank you for standing by my side, for your motivational line “mujhe pta h, tu kar legi ☺”, and for always knowing how to lift my spirits. I am so grateful to have you in my life, and I couldn't have done this without you.*

*I am profoundly grateful for the immense impact that my father, **Mr. Roshan Mann**, has had on my life. Words fall short of capturing the depth of my gratitude towards him. He has consistently supported and motivated me in every step of my life, instilling the confidence to pursue my dreams fearlessly. Because of you and Mommy, I am here to be called Dr. Rashi Mann. I also want to express my gratitude to my mother, **Mrs. Nirmla Devi**. She is the pillar of love and understanding in my life. Throughout my PhD journey, she has been my confidante, the one person with whom I can freely share my worries, doubts, and problems. Her unwavering support and comforting presence have provided me with the strength to face challenges head-on. I would like to extend my sincere gratitude to my father-in-law, **Mr. Jasvir Sangwan** for your incredible support throughout my studies. Your wisdom, guidance, and kind words gave me the confidence to push forward and pursue my dreams. I am deeply grateful for your support, and I feel truly fortunate to have you in my life. I extend my thanks to my mother-in-law, **Dr. Urmila Sangwan**, whose love and care*

*have been a constant source of comfort. Her presence in my life has been a blessing and I am grateful for her affectionate support. You make me believe that a mother-in-law can be a mother, which I was afraid of before marriage. I would also like to express my appreciation to my siblings **Nidhi didi, Neeraj, Nitin, Aman, Robin, Vishwas, and Ashutosh**. They have played a significant role in my life, providing both companionship and support. I would also like to thank my sister-in-law, **Dr. Vineet Sangwan**, and **Priyanka**, their adorable nature and positive energy have brought immense joy and relaxation. I would like to extend my heartfelt thanks to my niblings, **Aayan, Milan, Manan, and Advik**. Your laughter, joy, and unconditional love have been a constant source of happiness in my life. Thank you for being my biggest cheerleaders and for filling my life with happiness.*

*Last but not least, I would like to express my deepest gratitude to **Lord Shiva** for granting me health and strength throughout my journey. Your divine blessings have been a source of inspiration and resilience in my life. In moments of doubt and challenge, I found solace in your presence, which provided me with the courage to overcome obstacles. Thank you for the unwavering support and protection that guided me every step of the way. I am truly grateful for your blessings and grace.*

**Rashi Mann**



# DELHI TECHNOLOGICAL UNIVERSITY

(Established by Govt. of Delhi vide Act 6 of 2009)

(Formerly Delhi College of Engineering)

Shahbad Daulatpur, Bawana Road, Delhi- 110042

## CANDIDATE'S DECLARATION

I **Rashi Mann** hereby certify that the work which is being presented in the thesis entitled **SELF-CONSISTENT LCAO-BASED DFT ANALYSIS OF FERROELECTRIC AND GATE MATERIAL ENGINEERED NEGATIVE CAPACITANCE FET FOR IMPROVED DEVICE-CIRCUIT PERFORMANCE** in partial fulfillment of the requirements for the award of the Degree of Doctor of Philosophy, submitted in the **Department of Applied Physics**, Delhi Technological University is an authentic record of my own work carried out during the period from **2019** to **2025** under the supervision of **Prof. Rishu Chaujar**.

The matter presented in the thesis has not been submitted by me for the award of any other degree of this or any other Institute.

## **Candidate's Signature**

This is to certify that the student has incorporated all the corrections suggested by the examiners in the thesis and the statement made by the candidate is correct to the best of our knowledge.

**Signature of Supervisor (s)**

**Signature of External Examiner**



# Delhi Technological University

(Govt. of National Capital Territory of Delhi)

Bawana Road, Delhi-110042

## **CERTIFICATE BY THE SUPERVISOR(s)**

This is to certify that the thesis titled “*Self-Consistent LCAO-based DFT Analysis of Ferroelectric and Gate Material Engineered Negative Capacitance FET for Improved Device-Circuit Performance*” is being submitted by **MS. RASHI MANN** with registration number **2K19/PHD/AP/05** to the Delhi Technological University for the award of the degree of Doctor of Philosophy in Physics. The work embodied in this thesis is a record of bonafide research work carried out by me in the Microelectronics Research Lab, Department of Applied Physics, Delhi Technological University (Formerly Delhi College of Engineering), New Delhi, under the guidance of **PROF. RISHU CHAUJAR**. It is further certified that this work is original and has not been submitted in part or fully to any other University or Institute for the award of any degree or diploma.

**Rashi Mann**

*Roll No.2K19/PHD/AP/05*

This is to certify that the above statement made by the candidate is correct to the best of our knowledge.

---

**Prof. Rishu Chaujar**  
Supervisor (Professor)  
Department of Applied Physics  
Delhi Technological University  
Delhi, India

---

**Prof. Vinod Singh**  
Head of Department  
Department of Applied Physics  
Delhi Technological University  
Delhi, India

---

***Self-Consistent LCAO-based DFT Analysis of Ferroelectric  
and Gate Material Engineered Negative Capacitance FET  
for Improved Device-Circuit Performance***

---

This thesis explores the challenges associated with Negative Capacitance Field-Effect Transistors (NCFETs), an emerging technology that promises to overcome traditional CMOS devices' fundamental power efficiency limitations. NCFETs, by utilizing a negative capacitance effect in ferroelectric materials, offer a solution for lowering subthreshold swing (SS) beyond the thermionic limit, thus reducing power consumption in next-generation transistors. This research systematically investigates these problems through simulation-based approaches. A detailed analysis of ferroelectric materials used in NCFETs, such as Hafnium-based oxides, is presented to identify performance degradation factors. The study also proposes optimized device architectures and material compositions to mitigate these effects. The findings contribute to understanding NCFET limitations and offer pathways for overcoming these barriers, providing insights for further research in low-power semiconductor technologies.

At this beginning, the effect of ferroelectric material on the substrate region is considered. The ferroelectric material is placed between the high-k  $\text{HfO}_2$  layers in the conventional MOSFET's substrate, and this modified structure is termed FE-MOSFET. A study of the analog and RF parameters was investigated. The VISUAL TCAD simulator does all the simulation work. Then, the Quantum ATK simulator examines the reliability of silicon-doped  $\text{HfO}_2$  as a ferroelectric material with different concentrations of silicon. The DFT analysis comparison of hafnia and  $1\text{Si-HfO}_2$  and  $2\text{Si-HfO}_2$  is done. DFT analysis contains the band structure and PDOS data corresponding to different materials. The effect of this  $2\text{Si-HfO}_2$  as a ferroelectric material is taken into account on the performance parameters of MOSFET, and the modified device with  $2\text{Si-HfO}_2$  as a ferroelectric in gate stack and high-k  $\text{HfO}_2$  in substrate region is termed as Modified NCFET. Further, to ensure the device's

reliability, it is crucial to explore its characteristics, and the temperature variations taken into account. The performance parameter comparison of Modified NCFET is done with the conventional NCFET structure. Moreover, the impact of the high-k spacers on the analog/RF and inverter-based parameter performance of Gate-Stacked NCFET (Modified NCFET) is examined. Spacer materials are  $\text{HfO}_2$ ,  $\text{SiO}_2$ , and helium (due to the unavailability of air molecule structure in the quantum ATK database, we investigate the structural properties of helium ( $k=1.000074$  at  $0^\circ\text{C}$  and  $1\text{atm}$ ), which has nearly the same dielectric constant of air ( $k=1$ ).) Self-consistent LCAO-based DFT analysis is done for the spacer materials regarding band structure, PDOS, and Hartree potential. Four configurations are simulated for this analysis, defined as GS-NCFET with no spacer (S0), GS-NCFET with AIR spacer (S1), GS-NCFET with  $\text{SiO}_2$  spacer (S2), GS-NCFET with  $\text{HfO}_2$  spacer (S3). After analyzing the electrical properties of the proposed device (GS-NCFET), the device modelling is done using the VISUALFAB simulator. The Cadence Virtuoso tool creates two symbols corresponding to N-GS-NCFET and P-GS-NCFET. Then, the digital application of GS-NCFET is shown as NAND, NOR, and NOT logic gates. It was found that the digital applications of GS-NCFET in terms of logic gates show the device is working properly with expected input-output curves.

Thus, GS-NCFET can be considered a promising candidate for use in low-power, analog, RF, and high-performance CMOS circuits due to its high switching ratio, lower leakage current, better reliability in terms of temperature, and superior static, analog, and RF performance, suppressed SCEs and parasitic capacitances.

## LIST OF PUBLICATIONS

---

### PUBLICATIONS RESULTING FROM THIS THESIS WORK

#### ARTICLES IN INTERNATIONAL REFEREED JOURNALS (4):

1. **R. Mann** and R. Chaujar, "TCAD investigation of ferroelectric-based substrate MOSFET for digital application," *Silicon*, vol. 14, pp. 5075-5084, 2022. (IF – 2.8)
2. **R. Mann** and R. Chaujar, "DFT-based Atomic Calculation of Si-doped HfO<sub>2</sub> and Effect of its Negative Capacitance on Analog/RF, and VTC parameters of MOSFET," *Silicon*, vol. 16, pp. 1237-1252, 2024. (IF – 2.8)
3. **R. Mann** and R. Chaujar, "DFT-based Atomic Modeling and Temperature Analysis on the RF and VTC curve of high-k dielectric layer-assisted NCFET," *Physica Scripta* vol. 99, pp. 015029, 2024. (IF – 2.6)
4. **R. Mann** and R. Chaujar, "Self-Consistent LCAO Based DFT Analysis of High-k Spacers and its Assessment on Gate-Stacked NCFET for Improved Device-Circuit Performance," *Silicon*, 2024. (IF – 2.8)
5. **R. Mann** and R. Chaujar, "Device and Circuit-level assessment of Gate Stacked NCFET for digital applications," *IEEE Transaction on circuit and systems-1*(communicated).

#### ARTICLES PRESENTED IN INTERNATIONAL CONFERENCES (7):

1. **R. Mann**, R. Chaujar, "A Comparative Investigation on Characteristics of Conventional MOSFET and Ferroelectric Thin Film Modified FET"," *2021 Devices for Integrated Circuit (DevIC 2021)*, Kolkata, India, pp. 53-56, 2021, doi: 10.1109/DevIC50843.2021.9455861.
2. **R. Mann**, R. Chaujar, "Electrostatic Analysis of Ferroelectric and High dielectric layer assisted MOSFET" *2021 7th International Conference on Signal Processing and Communication (ICSC)*, Noida, India, pp. 321-324, 2021, doi: 10.1109/ICSC53193.2021.9673258.
3. **R. Mann**, R. Chaujar, "Temperature Analysis on Short Channel Effects of Modified NCFET: A Simulation Study," *8th International Conference on electronics, computing, and communication technologies, IEEE CONECCT*, Bangalore, pp. 1-5, doi: 10.1109/CONECCT55679.2022.9865782, 2022.
4. **R. Mann**, R. Chaujar, "Impact of high-k spacers on the switching and VTC characteristics of Gate-Stacked NCFET," *10th International Conference on 'Microelectronics, Circuits and Systems', MICRO2023*, Assam, India, 2023.
5. **R. Mann**, R. Chaujar, "Impact of LCAO-DFT analysed Si-HfO<sub>2</sub> on GS-NCFET with its Digital Application," *19th IEEE International Conference on 'Nano/Micro Engineered and Molecular Systems', NEMS2024*, Kyoto, Japan, pp. 1-4, 2024, doi: 10.1109/NEMS60219.2024.10639839.
6. Y. Pathak, **R. Mann**, B. D. Malhotra and R. Chaujar, "Impact of Temperature on

Negative Capacitance FET: A TCAD Simulation Study," *2023 2nd Edition of IEEE Delhi Section Flagship Conference (DELCON)*, Rajpura, India, pp. 1-4, 2023, doi: 10.1109/DELCON57910.2023.10127565.

7. **R. Mann**, A. Narwal, R. Chaujar, "DFT based analysis of HfO<sub>2</sub> layer assisted NCFET for Linearity Performance" *2024 Asia-Pacific Microwave Conference, APMC 2024*, Bali, Indonesia, 2024.

# TABLE OF CONTENTS

---

<i>Acknowledgments</i> .....	<i>i</i>
Candidate's Declaration .....	<i>v</i>
Certificate by the supervisor(s) .....	<i>vi</i>
<i>Abstract</i> .....	<i>vii</i>
<i>List of Publications</i> .....	<i>ix</i>
<i>Table of Contents</i> .....	<i>xi</i>
<i>List of Tables</i> .....	<i>xv</i>
<i>List of Figures</i> .....	<i>xvi</i>
<b>CHAPTER 1: INTRODUCTION</b> .....	<b>1</b>
1.1 Background .....	2
1.2 Thesis Objectives .....	4
1.3 Scheme of Chapters .....	5
1.4 References.....	10
<b>CHAPTER 2: LITERATURE SURVEY</b> .....	<b>12</b>
2.1 Scaling of MOSFET .....	13
2.1.1 Dennard Scaling and the Golden Era .....	13
2.2 Short-Channel Effects .....	15
2.2.1 Drain-Induced Barrier Lowering .....	15
2.2.2 Surface Scattering .....	15
2.2.3 Threshold Voltage ( $V_{th}$ ) Roll-off .....	16
2.2.4 Impact Ionization.....	16
2.2.5 Hot-Carrier Effects .....	17
2.3 Ways to Overcome Short-Channel Effects .....	18
2.3.1 Engineering Schemes .....	19
2.3.1.1 Junctionless Engineering.....	19
2.3.1.2 Gate Engineering.....	20
2.3.1.3 Dual-k Spacer Engineering .....	12

---

2.3.2	Device Concepts.....	22
2.3.2.1	Silicon-on-Insulator MOSFET .....	22
2.3.2.2	Tunneling Field Effect Transistor .....	23
2.3.2.3	Carbon Nanotube Field Effect Transistor .....	24
2.4	Research Gaps .....	25
2.5	Possible Solution - NCFET .....	26
2.5.1	Development and Prospects of NCFETs.....	26
2.5.2	Experimental Evidence of Negative Capacitance .....	28
2.5.3	NCFET Classification .....	29
2.5.4	Advantages of NCFET .....	32
2.5.5	Challenges Confronted by NCFET .....	33
2.6	References .....	34

### **CHAPTER 3: TCAD INVESTIGATION OF FERROELECTRIC ASSISTED SUBSTRATE MOSFET FOR DIGITAL APPLICATION.....37**

3.1	Introduction.....	38
3.2	Device Design and Physical Models.....	42
3.3	Calibration.....	45
3.4	Fabrication Feasibility.....	46
3.5	Results and Discussion.....	47
3.5.1	Device Scalability.....	47
3.5.2	Analog metrics .....	49
3.5.3	RF Analysis .....	52
3.5.4	Application of FE-MOSFET .....	56
3.5.4.1	Noise Margin calculation .....	57
3.6	Summary .....	58
3.7	References .....	60

### **CHAPTER 4: DFT-BASED ATOMIC CALCULATION OF SI-HfO<sub>2</sub> AND IMPACT OF NEGATIVE CAPACITANCE ON ANALOG/RF, AND VTC PARAMETERS OF MOSFET ....64**

4.1	Introduction.....	65
4.2	Device Design and Physical Models.....	69
4.3	Results and Discussion.....	74

4.3.1	DFT-based Atomic Calculation of Hafnium Oxide (HfO <sub>2</sub> ) .....	74
4.3.2	Voltage Amplification and SCEs in Modified NCFET over MOSFET ....	76
4.3.3	Analog/RF metrics .....	79
4.3.4	Comparison of Conventional MOSFET-based inverter and Modified NCFET-based inverter .....	85
4.4	Summary .....	89
4.5	References .....	90

## **CHAPTER 5: DFT-BASED ATOMIC MODELING AND TEMPERATURE ANALYSIS ON THE RF AND VTC CURVE OF HIGH-K DIELECTRIC LAYER-ASSISTED NCFET .....94**

5.1	Introduction.....	95
5.2	Device Design and Physical Models.....	98
5.3	Results and Discussion.....	102
5.3.1	DFT-based Atomic Calculation of Hafnium Oxide (HfO <sub>2</sub> ) and Si-HfO <sub>2</sub> .	102
5.3.2	SCEs analysis between conventional NCFET and Modified NCFET ....	107
5.3.3	Analog/RF Performance Metrics at different temperatures .....	108
5.3.4	Temperature impact on the VTC curve of Modified NCFET-based inverter .....	114
5.3.4.1	Noise Margin Calculation .....	116
5.3.4.2	Propagation Delay and Transition Time .....	116
5.4	Summary .....	119
5.5	References .....	120

## **CHAPTER 6: SELF-CONSISTENT LCAO-BASED DFT ANALYSIS OF HIGH-K SPACERS ON GATE-STACKED NCFET FOR IMPROVED DEVICE-CIRCUIT PERFORMANCE.....126**

6.1	Introduction.....	127
6.2	LCAO-based DFT calculation for spacers.....	129
6.3	Device Architecture and Physical Models .....	133
6.4	Results and Discussion .....	135
6.4.1	Comparison of conventional NCFET and GS-NCFET .....	135
6.4.2	Effect of spacers on switching profile and SCEs of GS-NCFET .....	137
6.4.3	RF/analog parameters of spacers-based GS-NCFET .....	139
6.4.4	Effect of spacers on linearity parameters of GS-NCFET .....	142
6.4.5	Effect of spacers on parameters of GS-NCFET-based inverter .....	144

6.5	Summary .....	145
6.6	References .....	147

## **CHAPTER 7: Device and Circuit-level Assessment of Gate Stacked NCFET for low-power Applications.....151**

7.1	Introduction.....	152
7.2	Device Architecture and Physical Models .....	155
7.3	Results and Discussion.....	157
7.3.1	Comparison of Conventional NCFET and GS-NCFET .....	157
7.3.2	Device-to-circuit modeling.....	159
7.3.3	Digital Application of GS-NCFET.....	161
7.3.3.1	GS-NCFET-based NOT GATE.....	161
7.3.3.2	GS-NCFET-based NAND GATE .....	164
7.3.3.3	GS-NCFET-based NOR GATE .....	166
7.4	Summary .....	167
7.5	References .....	168

## **CHAPTER 8: CONCLUSION AND FUTURE SCOPE.....172**

8.1	Conclusion .....	173
8.2	Future Scope .....	179

## **REPRINTS OF JOURNAL PUBLICATIONS**

## LIST OF TABLES

---

Table 3.1: Different device configurations used for simulation .....	43
Table 3.2: Summary of electrostatic and analog parameters for different structures .....	51
Table 3.3: Summary of RF parameters for different Structures .....	55
Table 3.4: Summary of inverter-based parameters for different structures .....	58
Table 4.1: Different device configurations used for simulation.....	70
Table 4.2: Comparison of SCEs in conventional MOSFET and Modified NCFET .....	78
Table 4.3: Summary of the analog parameter of conventional MOSFET and Modified NCFET.....	84
Table 4.4: Noise margin comparison between inverters using Modified NCFETs and Conventional MOSFETs.....	88
Table 5.1: Default device dimensions and parameters of conventional NCFET and Modified NCFET structure are taken for the simulation .....	101
Table 5.2: Variation of SCEs with the impact of temperature.....	114
Table 5.3: Summary of analog and RF performance parameters of Modified NCFET with different temperatures .....	114
Table 5.4: Comparison of noise margin and propagation delay for different temperatures of Modified NCFET-based inverters .....	118

# LIST OF FIGURES

Figure 1.1: Log plot of transistor counts per microprocessor against calendar years.....	2
Figure 1.2: Expected steep slope less than 60 mV/dec at room temperature for an NC-FET .....	3
Figure 2.1: Drain-Induced Barrier Lowering .....	15
Figure 2.2: Surface Scattering.....	16
Figure 2.3: Impact Ionization.....	17
Figure 2.4: Hot Carrier Effects in NMOS .....	17
Figure 2.5: Different ways to overcome SCEs in nano-scale MOSFET.....	18
Figure 2.6: Cross-sectional view of junctionless double gate MOSFET .....	19
Figure 2.7: Schematic structure of dual material gate MOSFET .....	20
Figure 2.8: Schematic FinFET structure with dual-k underlap spacers.....	21
Figure 2.9: Schematic structure of FD-SOI MOSFET .....	22
Figure 2.10: Schematic lateral structure of TFET .....	23
Figure 2.11: Schematic structure of CNTFET device .....	25
Figure 2.12: Schematic image of an NC-FET with ferroelectric and conventional dielectric as the gate stack .....	26
Figure 2.13: Gate is coupled to channel potential $\psi_s$ by a capacitive network .....	27
Figure 2.14: Suspended gate and ideal logic switch (a) suspended gate NCMOS with a nanomechanical spring (b) 2D view of the suspended gate.....	28
Figure 2.15: Verification of negative capacitance (a) Ferroelectric capacitor connected in series with a resistor to demonstrate NC effect (b) Resistance hinders the flow of screening charges, which results in a transient NC effect between points A and B .....	29
Figure 2.16: Structural comparison between (a) MFMIS and (b) MFIS (c) MFMIS and (d) MFIS .....	30
Figure 2.17: Comparison of $I_d-V_g$ of MFMIS and MFIS NCFETs for different remnant polarization values.....	31
Figure 3.1: (a) Proposed FE-MOSFET structure, (b) Cross-section view and capacitance representation of the device.....	42
Figure 3.2: Experimental and simulated transfer characteristics of the MOSFET .....	45
Figure 3.3: FE-MOSFET step-by-step fabrication outline .....	46
Figure 3.4: (a) Variation of $I_d - V_{gs}$ in linear and log scales, (b) $I_{on}/I_{off}$ ratio and DIBL, (c) $V_{th}$ , and (d) SS comparisons for different configuration.....	48

Figure 3.5: (a) $g_m$ and TGF vs $V_{gs}$ , (b) $V_{EA}$ vs $V_{ds}$ , and (c) $A_v$ vs $V_{gs}$ for different structures.....	48
Figure 3.6: Variation of (a) $C_{gs}$ and $C_{gd}$ to $V_{gs}$ , (b) $C_{gg}$ to $V_{gs}$ , (c) $f_T$ to $V_{gs}$ , (d) GBP and GFP to $V_{gs}$ , (e) TFP and GTFP to $V_{gs}$ for each configuration.....	53
Figure 3.7: (a) Schematic of FE-MOSFET-based inverter, (b) threshold voltage matching of n and p-channel FE-MOSFET to $V_{gs}$ , (c) Voltage Transfer Curve (VTC) Characteristics of conventional MOSFET and FE-MOSFET based inverter, (d) Transient curve of FE-MOSFET-based inverter .....	56
Figure 4.1 Proposed Modified NCFET structure with Si-HfO <sub>2</sub> ferroelectric material and HfO <sub>2</sub> as BOX .....	69
Figure 4.2: Flowchart for the simulation methodology in COGENDA Visual TCAD.....	71
Figure 4.3 The band structure corresponds to (a) HfO <sub>2</sub> , (b) 1 Si-atom HfO <sub>2</sub> , and (c) 2 Si-atom HfO <sub>2</sub> .....	74
Figure 4.4: The Projected DOS concerning the energy for different configurations of HfO <sub>2</sub> .....	75
Figure 4.5: The voltage amplification process occurs in the gate stack of NCFET .....	76
Figure 4.6: Transfer characteristic comparison of conventional MOSFET and Modified NCFET in linear and logarithmic scale.....	77
Figure 4.7: Comparison of (a) $V_{th}$ and SS, (b) DIBL comparison of conventional MOSFET and Modified NCFET .....	78
Figure 4.8(a) Net charge (b) potential, (c) hole, electron mobility, and electric field across the channel region of Modified NCFET structure.....	80
Figure 4.9: Variation of (a) $g_m$ and TGF, (b) QF and $I_{on}/I_{off}$ ratio, (c) device efficiency, (d) $g_d$ and $V_{EA}$ , (e) $f_T$ and $A_v$ , (f) $f_{max}$ to $V_{gs}$ for both configurations .....	84
Figure 4.10: (a) Schematic diagram of MOS-based inverter, (b) Threshold voltage matching, (c) VTC curve for both configurations, (d) The transient curve for a Modified NCFET-based inverter .....	86
Figure 5.1: (a) The Modified NCFET device schematic architecture. (b) Calibrated $I_D$ - $V_{gs}$ of metal-ferroelectric-insulator-semiconductor double gate NCFET on VTCAD simulator with published results on COMSOL Multiphysics .....	99
Figure 5.2: (a) Structure, (b) band structure, and (c) transmission spectra with the energy of HfO <sub>2</sub> and Si-HfO <sub>2</sub> .....	103
Figure 5.3: The Hartree potential of (a) HfO <sub>2</sub> and (b) Si-doped HfO <sub>2</sub> .....	105
Figure 5.4: The projected DOS of HfO <sub>2</sub> and Si-HfO <sub>2</sub> .....	106
Figure 5.5: Transfer characteristic and Subthreshold Swing (inset) comparison of conventional NCFET and Modified NCFET at a drain-source voltage of 0.5V.....	107
Figure 5.6: Temperature variation impacts (a) $I_D$ - $V_{gs}$ characteristic in logarithm scale and linear scale (inset), (b) $I_{on}/I_{off}$ , DIBL, and $V_{th}$ , SS (inset), (c) TGF, and peak transconductance value (inset), (d) $g_d$ and $V_{EA}$ (inset) with $V_{gs}$ .....	110
Figure 5.7: (a) Auger, SRH recombination, and Electric Field along the channel length, (b) conduction Band energy, (c) Valence Band energy across the architecture .....	113
Figure 5.8: (a) Schematic diagram of inverter using Modified NCFET architecture, (b) Threshold voltage matching plot, (c) VTC curve of Modified NCFET-based inverter at temperatures 250K, 300K, and 350K.	

.....	115
Figure 5.9: (a) Propagation delay and transition time schematic of NCFET-based inverter, (b) Propagation characteristic of Modified NCFET-based inverter at 300K, (c) Variation of $t_p$ , (d) $t_{trf}$ with rise of temperature .....	117
Figure 6.1: (a) Atomic structure (b) Band structure (c) PDOS (d) The Hartree potential corresponding to He (assumed Air molecule), SiO <sub>2</sub> , and HfO <sub>2</sub> .....	132
Figure 6.2: Gate-Stacked Negative Capacitance Field Effect Transistor (GS-NCFET) Device architecture	133
Figure 6.3: GS-NCFET with no spacer (S0) Air spacer (S1) SiO <sub>2</sub> spacer (S2) HfO <sub>2</sub> spacer (S3) .....	134
Figure 6.4: Transfer characteristics comparison of conventional NCFET and GS-NCFET .....	136
Figure 6.5: Comparison of (a) $I_{on}$ current. (b) $I_{off}$ current. (c) Switching ratio ( $I_{on}/I_{off}$ ) for S0, S1, S2, and S3 configuration.....	136
Figure 6.6: Comparison of (a) $V_{th}$ and DIBL. (b) SS in linear and saturation regions for S0, S1, S2, and S3 configurations .....	138
Figure 6.7: Comparison of (a) $g_m$ . (b) TGF. (c) $V_{EA}$ . (d) $g_d$ . (e) $f_T$ curves of GS-NCFET with different types of spacers .....	141
Figure 6.8: Comparison of (a) GBP and GFP. (b) TFP. (c) GTFP. (d) $g_{m2}$ . (e) $g_{m3}$ corresponds to GS-NCFET with different types of spacers.....	143
Figure 6.9: (a) Schematics of GS-NCFET-based inverter. (b) VTC curve. (c) propagation delay. (d) rise time and fall time of GS-NCFET-based S0, S1, S2, and S3 inverters .....	145
Figure 7.1: Gate-Stacked Negative Capacitance Field Effect Transistor (GS-NCFET) Device architecture	155
Figure 7.2 Flowchart for the simulation methodology in COGENDA Visual TCAD .....	156
Figure 7.3: Parameter comparison of conventional NCFET and GS-NCFET (a) $I_D - V_{gs}$ . (b) $g_m$ and TGF. (c) $I_D - V_{ds}$ and $g_d$ . (d) $C_{gd}$ and $C_{gs}$ correspond to $V_{gs}$ .....	157
Figure 7.4: Comparison of (a) SS and $V_{th}$ (b) DIBL of conventional NCFET and GS-NCFET .....	158
Figure 7.5: Synopsis of “Atom-to-Circuit” Modeling for GS-NCFET Structure .....	159
Figure 7.6: Flowchart for the look-up table-based Verilog-A model creation process from TCAD simulations with generated N- and P-GS-NCFET symbols.....	160
Figure 7.7: Threshold voltage matching for N and P-type GS-NCFET on Visual TCAD simulator .....	161
Figure 7.8: (a) schematic diagram of GS-NCFET-based inverter with the possible input-output states. (b) output curve corresponding to GS-NCFET-based inverter. (c) VTC curve of GS-NCFET-based inverter .....	163
Figure 7.9: (a) Schematic diagram of GS-NCFET-based NAND gate with possible input-output states. (b) Output curve of GS-NCFET-based NAND gate .....	165
Figure 7.10: (a) Schematic diagram of GS-NCFET-based NOR gate with possible input-output states. (b) Output curve of GS-NCFET-based NOR gate .....	167

# 1

## CHAPTER

### *Introduction*

- 
- ❖ *This chapter presents a thorough background of the research work, emphasizing the importance of NCFET in the contemporary integrated circuit industry.*
  - ❖ *Further, the chapter discusses the thesis objectives based on the background of MOSFET technology.*
  - ❖ *Finally, the chapter provides an overview of the thesis research objectives, followed by a summary of all the chapters.*
-

## 1.1 BACKGROUND

In 1958, Jack Kilby, while employed at Texas Instruments, independently developed the concept of the integrated circuit (IC) [1]. Because of this innovation, it is now possible to fabricate several electronic components on a single semiconductor substrate, revolutionizing the electronics industry. On the other hand, Moore's law caused the CMOS technology to downscale, accelerating the development of ICs. The fact that a chip's transistor count doubles every two years is known as Moore's law, after one of Intel's co-founders, Gordon Moore [2]. This observation has been true for over 50 years, as shown by Figure 1.1, and has developed into a core idea in the semiconductor sector [3]. Transistors become smaller and more tightly packed on a single chip, which increases IC performance while lowering cost and power consumption. This trend has made it easier for a variety of electronic devices to be used widely, from cell phones and personal computers to cutting-edge medical technology and driverless cars. Our everyday lives have been miraculously changed by this amazing breakthrough in integrated circuit technology, and further device scaling is necessary to sustain further advancements in IC technology.





Figure 1.1: Log plot of transistor counts per microprocessor against calendar years [3].

However, maintaining this downscaling in the nanoscale region is challenging because of constraints including higher leakage current, higher power consumption, heat dissipation problems, quantum effects, and short-channel effects (SCEs) [4-6]. In deeply scaled MOSFETs, the drain potential starts to alter the channel's electrostatics, which raises the leakage current between the drain and the source. Furthermore, important SCEs that contribute to power loss in transistors include threshold voltage ( $V_{th}$ ) roll-off, drain-induced barrier lowering (DIBL), and subthreshold slope (SS) [7–10]. To mitigate these challenges, a variety of device topologies have been proposed, including multi-gate MOSFETs [11], TFETs [12], HEMTs [13, 14], FinFETs [15–17], and NCFETs. NCFET has emerged as the most desirable alternative to MOSFETs and is the driving force behind the current IC industry, which optimizes SCEs to achieve exceptional scalability, augment battery longevity, and minimize power consumption [18, 19].



**Figure 1.2:** Expected steep slope less than 60 mV/dec at room temperature for an NC-FET [20].

**Figure 1.2** demonstrates the performance of NCFETs over conventional planar MOSFETs. Leakage current and transistor gate delay have been reduced significantly for the NCFET structure over the planar MOSFET architecture [20]. NCFET ensures superior voltage

amplification with negative capacitance properties. Finally, NCFET offers a larger packing density. With a reduction in device dimensions according to Dennard scaling rules, the capacitances of the devices have reduced promising lesser power consumption. However, the supply voltage ( $V_D$ ) could not be scaled according to the scaling rules, manifesting itself as a bottleneck in achieving high-speed low-power devices. This is because carriers in the source and drain region of the MOSFET are governed by Boltzmann statistics which limits the rate of increase of drain current for voltage to 60 mV/dec. In this Chapter, we give the thesis objectives, an overview of the thesis chapters, what are the research gaps after doing the literature survey and we explore the idea of negative capacitance in the gate stack of MOSFETs to overcome the Boltzmann limit ( $SS = 60$  mV/dec) to realize high-frequency low-power devices. In this work, we did the step-by-step simulation work on the different architectures of NCFETs and explored the analog/RF parameters to discuss their further assessment of the digital circuits. Firstly, we explored the effect of the ferroelectric material layer as BOX in the substrate of conventional MOSFET and discussed its parameters. After that, the ferroelectric material in the gate stack with the dielectric layer in the substrate region as the BOX layer is explored termed as GS-NCFET, and compared with the conventional NCFET structures. Further, the temperature reliability and spacer's effects of GS-NCFET were discussed. Lastly, the simulated GS-NCFET is converted into the symbol using the VISUALFAB and cadence virtuoso simulator to explore its use in digital circuits like logic gates, amplifiers, etc.

## **1.2 THESIS OBJECTIVES**

The entire work in the present thesis is divided into seven chapters based on the following objectives listed below:

1. To explore the TCAD investigation of ferroelectric-based substrate MOSFET for digital application.
2. To discuss the reliability of Si-doped HfO<sub>2</sub> by its DFT-based atomic calculation and the effect of its Negative Capacitance on SCEs, Analog/RF, and VTC parameters of MOSFET.
3. To explore the impact of temperature on the RF and VTC curve of high-k dielectric layer-assisted NCFET and to discuss DFT-based Atomic Modeling of hafnium oxide.
4. Self-Consistent LCAO-based DFT analysis of high-k spacers and to discuss its assessment on Gate-Stacked NCFET for improved device-circuit performance.
5. To discuss the device and circuit-level assessment of Gate-Stacked NCFET for digital applications.

### **1.3 SCHEME OF CHAPTERS**

This thesis is organized into seven chapters to accommodate all the research objectives. Each chapter is organized to be fundamentally self-contained.

#### **Chapter 1.Introduction**

In this chapter, the general introduction to the theory of negative capacitance is discussed with a follow-up of the research objective and the overall organization of the thesis, as well as the importance of the research work presented in this thesis, are discussed.

#### **Chapter 2.Literature Survey**

This chapter overviews the basics of nanoscale MOSFET, scaling issues, and short-channel effects. After that, the ways to overcome the short-channel effects are discussed. In this regard, the different engineering schemes and the advanced FET structures, such as SOI MOSFET, FE-MOSFET, and NCFET, reported in different research articles, have been presented. Further, the research gaps found during the literature survey have been explored.

Then, the chapter progresses toward the architecture of NCFET, the basic working principle of NCFET, and its potential advantages and drawbacks.

### **Chapter 3. TCAD investigation of ferroelectric-based substrate MOSFET for digital application**

This chapter presents an investigation on the analog/RF performance of ferroelectric (FE) based substrate metal oxide semiconductor field effect transistor (MOSFET) for digital application as an inverter. Short channel effect (SCEs) reduced significantly with improvement in switching ratio ( $I_{on}/I_{off}$ ). The simulation shows the immunity towards parameters like transconductance ( $g_m$ ), transconductance generation factor (TGF), early voltage ( $V_{EA}$ ), and intrinsic gain ( $A_v$ ) which allows the device to look into digital applications. Also, the RF performance parameters come out to be superior for the proposed device structure, as the gain frequency product (GFP) and gain bandwidth product (GBP) are enhanced by 100 and 10 folds, respectively. Further, RF investigation shows the enhanced results as attributed to peak values for transconductance frequency product (TFP) and gain transconductance frequency product (GTFP). The transient analysis shows an improvement in the noise margin (NM) for the FE-MOSFET structure. Thus, the proposed architecture can be an attractive alternative for the digital application.

### **Chapter 4. DFT-based Atomic Calculation of Si-doped $HfO_2$ and impact of Negative Capacitance on Analog/RF and VTC parameters of MOSFET**

Execution grids of developing electronic devices are being examined to find substitutes for MOSFETs in the quest to minimize power dissipation and ease energy efficiency limitations. The innovative architecture of negative capacitance field effect transistors (NCFETs), which offer advantages from the design, performance, and fabrication perspectives, is presented and examined in this chapter. This proposed structure in this chapter is called Modified NCFET. Modification of NCFET includes the Density-

Functional-Theory (DFT) based atomic modelling for Ferroelectric material Hafnium Oxide (FE-HfO<sub>2</sub>) with different doping concentrations of silicon (Si). The performance metrics of Modified NCFET are compared with conventional MOSFET designed on the same technology node to draw the effect of Si-doped HfO<sub>2</sub>. DFT calculations like Projected Density of States (PDOS) and energy band structure are done using the Quantum Atomistix Tool Kit (ATK) simulator, which is atomic-scale modelling software, and device modelling is done by the Visual Technology-Computer-Aided-Design (TCAD) simulator. The device performance comparison of Modified NCFET and conventional MOSFET is made by the VISUAL TCAD in terms of short-channel effects (SCEs), analog/RF matrices, and FET-based inverter parameters (noise margin (NM), voltage transfer characteristics (VTC)). Additionally, the proposed NCFET is contrasted with the various FOMs' IRDS criteria.

## **Chapter 5.DFT-based Atomic Modeling and Temperature Analysis on the RF and VTC curve of high-k dielectric layer-assisted NCFET**

In this chapter, Density Functional Theory (DFT) based calculation using a Quantum Atomistic Tool Kit (ATK) simulator is done for the hafnia-based ferroelectric material. The band structure, projected density of states (PDOS), and Hartree potential ( $V_H$ ) are taken into account for hafnium oxide (HfO<sub>2</sub>) and silicon-doped hafnium oxide (Si-doped HfO<sub>2</sub>). Further, we analyze the temperature variation impact on analog parameters and voltage transfer characteristic (VTC) curve of inverter application of Modified Negative Capacitance Field-Effect-Transistor (NCFET) using the VISUAL Technology-Computer-Aided-Design (TCAD) simulator. The Modified NCFET structure enhances the DC parameters like leakage current ( $I_{OFF}$ ) and Subthreshold Swing (SS) compared to the conventional NCFET structure. With the temperature impact, the variation in the parameters of Modified NCFET is discussed at 250 K, 275 K, 300 K, 325 K, and 350 K like transconductance ( $g_m$ ), output conductance ( $g_d$ ), early voltage ( $V_{EA}$ ) shows the

increment as we move from 250 K to 350 K. The short channel effects (SCEs) like Drain Induced Barrier Lowering (DIBL) and Subthreshold Swing (SS) decrease with the temperature fall at 32.98% and 34.74%, respectively. Further, the VTC curve, Noise Margin (NM), and propagation delay between the input and corresponding output curve of the Modified NCFET-based inverter are discussed, along with the impact of temperature. The propagation delay between the input and corresponding output curve of the Modified NCFET-based inverter for the circuit decreased by 67.94% with the rise in the temperature. These factors show that the Modified NCFET-based inverter provides fast switching performance at high temperatures.

#### **Chapter 6. Self-Consistent LCAO based DFT analysis of high-k spacers on Gate-Stacked NCFET for improved device-circuit performance**

This chapter investigates a Gate-Stacked negative capacitance field-effect transistor with a high dielectric material layer in the substrate region (GS-NCFET). Also, the effect of different types of spacers is taken into account. Spacers are differentiated based on their dielectric constant, i.e., GS-NCFET with no spacer is denoted as  $S_0$ , with air spacer is denoted as  $S_1$ , with  $\text{SiO}_2$  specified as  $S_2$ , and with  $\text{HfO}_2$  noted as  $S_3$  device architecture. Self-consistent LCAO-based DFT analysis is done for the spacer materials in terms of band structure, PDOS, and Hartree potential. Further, the switching ratio ( $I_{\text{on}}/I_{\text{off}}$ ) is discussed for  $S_0$ ,  $S_1$ ,  $S_2$ , and  $S_3$ . Further, the short channel effects (SCEs) like subthreshold swing (SS) and drain-induced barrier lowering (DIBL) are extracted at drain-source voltage ( $V_{\text{ds}}$ ) of 0.5 V. In addition, the voltage transfer characteristic (VTC) curve of GS-NCFET with a spacer-based inverter is considered for digital application purposes, and the transition region is drawn out for all the device architecture-based inverters. Essential parameters like propagation time delay between input and corresponding output curve of FET-based inverter and their rise/fall time are evaluated to study the application purposes. In GS-

NCFET, a dielectric layer, which is a buried oxide (BOX), is inserted in the substrate region to reduce the leakage current.

## **Chapter 7. Device and Circuit-level assessment of Gate Stacked NCFET for digital applications**

The work demonstrates a Gate-Stacked Negative Capacitance Field Effect Transistor (GS-NCFET) study. NCFETs have become promising devices in the sub-nano-meter regime. The design possibility of NCFET is explored in this work, and the device modelling is done using the Verilog A code. We will start with the basic analog parameters like transfer characteristics, transconductance ( $g_m$ ), and transconductance generation factor (TGF), with an improvement of 81.42% (leakage current), 9.97% and 21.54%, respectively, for GS-NCFET. Further, output characteristics and output conductance ( $g_d$ ) showed a 17.85% decrease in GS-NCFET for the GS-NCFET. Also, the short channel effects for conventional NCFET and GS-NCFET are discussed. Moreover, the authors explored the device-to-circuit modelling using the Verilog A code, which uses the device parameter's "tbl" files. The symbols of N-GS-NCFET and P-GS-NCFET are generated using the Cadence Virtuoso simulator. Further, the digital application of GS-NCFET is shown as NAND, NOR, and NOT logic gates.

## **Chapter 8. Conclusion and Future Scope**

This chapter summarizes the overall research work illustrated in this thesis, along with the concrete conclusions drawn from the results presented in this thesis. This chapter also discusses the future scope of the present work and how this work can be extended and used in future research directions.

## 1.4 REFERENCES

- [1] A.N. Saxena, "Invention of integrated circuits: Untold important facts," *World Scientific*, 2009.
- [2] G.E. Moore, "Cramming more components onto integrated circuits," *Proceedings of the IEEE*, vol. 86, no. 1, pp. 82-85, 1998.
- [3] <https://ourworldindata.org/grapher/transistors-per-microprocessor>.
- [4] K.J. Kuhn, "CMOS scaling for the 22nm node and beyond: Device physics and technology," *Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications*, pp. 1-2, 2011.
- [5] K. Roy, S. Mukhopadhyay, and H.M. Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," *Proceedings of the IEEE*, vol. 2, no. 2, pp. 305-327, 2003.
- [6] T. Skotnicki, J.A. Hutchby, T.-J. King, H.-S.P. Wong, and F. Boeuf, "The end of CMOS scaling: Toward the introduction of new materials and structural changes to improve MOSFET performance," *IEEE Circuits and Devices Magazine*, vol. 21, no. 1, pp. 16-26, 2005.
- [7] Q. Xie, C.-J. Lee, J. Xu, C. Wann, J.Y.-C. Sun, and Y. Taur, "Comprehensive analysis of short-channel effects in ultrathin SOI MOSFETs," *IEEE Transactions on Electron Devices*, vol. 60, no. 6, pp. 1814-1819, 2013.
- [8] A. Chaudhary and M.J. Kumar, "Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: A review," *IEEE Transactions on Device and Materials Reliability*, vol. 4, no. 1, pp. 99-109, 2004.
- [9] A. Kumar, N. Gupta, and R. Chaujar, "TCAD RF performance investigation of transparent gate recessed channel MOSFET," *Microelectronics Journal*, vol. 49, pp. 36-42, 2016.
- [10] X. Zhang, J. Xu, Z. Chen, Q. Wang, W. Liu, Q. Li, W. Bai, and X. Tang, "Investigation and optimization of electro-thermal performance of double gate-all-around MOSFET," *Microelectronics Journal*, vol. 129, 105540, 2022.
- [11] R.M. Barsan, "Analysis and modeling of dual-gate MOSFET's," *IEEE Transactions on Electron Devices*, vol. 28, no. 5, pp. 523-534, 1981.
- [12] A.K. Singh, M.R. Tripathy, K. Baral, and S. Jit, "Design and performance assessment of HfO<sub>2</sub>/SiO<sub>2</sub> gate stacked Ge/Si heterojunction TFET on SELBOX substrate (GSHJ-STFET)," *Silicon*, vol. 14, pp. 11847-11858, 2022.
- [13] A. Gowrisankar, V.S. Charan, H. Chandrasekar, A. Venugopalarao, R. Muralidharan, S. Raghavan, and D.N. Nath, "Compensation dopant-free GaN-on-Si HEMTs with a polarization engineered buffer for RF applications," *IEEE Transactions on Electron Devices*, vol. 70, no. 4, pp. 1622-1627, 2023.
- [14] M. Sharma and R. Chaujar, "Ultrascaled 10 nm T-gate E-mode InAlN/AlN HEMT with polarized doped buffer for high power microwave applications," *International Journal of RF and Microwave Computer-Aided Engineering*, vol. 32, no. 4, pp. 1-10, 2022.

- [15] C.-Y. Chang, C.-H. Chang, C.-H. Hou, K.-L. Lin, K.-Y. Lee, X.-F. Yu, and C.-O. Chui, "Semiconductor devices, Finfet devices and methods of forming the same," U.S. Patent App 15/876,223, 2019.
- [16] D. Hisamoto, W.C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T.J. King, J. Bokor, and C. Hu, "FinFET-a self-aligned double-gate MOSFET scalable to 20 nm," *IEEE Transactions on Electron Devices*, vol. 47, no. 12, pp. 2320-2325, 2000.
- [17] K. Banerjee and A. Biswas, "Enhanced analog/RF performance of hybrid charge plasma based junctionless C-FinFET amplifiers at 10 nm technology node," *Microelectronics Journal*, vol. 131, 105662, 2023.
- [18] S. Salahuddin, S. Datta, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," *Nano Letters*, vol. 8, no. 2, pp. 405-410, 2008.
- [19] A. Jain, A. Rusu, A. M. Ionescu, "A compact model for ferroelectric-gate field-effect transistors based on the negative capacitance effect," *IEEE Transactions on Electron Devices*, vol. 61, no. 6, pp. 2235-2242, 2014.
- [20] S. Tayal, S. B. Rahi, J. Srivastava, S. Bhattacharya, "Recent Trends in Compact Modeling of Negative Capacitance Field-Effect Transistors," *Semiconductor Devices and Technologies for Future Ultra Low Power Electronics*, 10.1201/9781003200987-9, 2021.

# 2

## CHAPTER

### *Literature survey*

---

- ❖ *This chapter presents a thorough literature survey of NCFETs, emphasizing their importance in the contemporary integrated circuit industry.*
  - ❖ *The problems related to MOSFET scaling and the different short-channel effects have been comprehensively reviewed in this chapter.*
  - ❖ *After that, this chapter encompasses an examination of several engineering methods, such as junctionless engineering, gate engineering, and dual-k spacer engineering, as well as advanced FET architectures, including SOI MOSFET, TFET, and CNTFET, as documented in different research publications, for mitigating short-channel effects.*
  - ❖ *Furthermore, the chapter discusses NCFET as a potential approach to address the limitations. The chapter then progresses toward the fundamental architecture of NCFETs, categorization, basic working principles, possible benefits, and challenges confronted by NCFET technology.*
  - ❖ *Finally, the research gaps and challenges faced by the NCFET technology is discussed.*
-

## **2.1 SCALING OF MOSFET**

The development of MOSFETs dates back to the 1960s, with the invention of the first practical metal-oxide-semiconductor transistor by Mohamed Atalla and Dawon Kahng at Bell Labs in 1959. Early MOSFETs were relatively large by today's standards, with gate lengths (the distance between the source and drain under the gate electrode) measured in micrometers ( $\mu\text{m}$ ). The first commercially viable MOSFETs had gate lengths on the order of 10  $\mu\text{m}$  or more [1].

These early devices were suitable for use in logic circuits and basic memory applications. Still, their size limited the number of transistors that could be integrated onto a single chip, leading to relatively low computing power. The scaling of MOSFETs began in earnest in the 1970s, driven by the realization that reducing the size of transistors could improve performance and energy efficiency [2-6].

As transistors became smaller, they required less power to switch on and off, and they could operate at higher speeds due to the reduced parasitic capacitance and resistance associated with smaller geometries. This marked the beginning of the era of scaling, where each new generation of transistors was designed to be smaller, faster, and more power-efficient than the previous generation.

### **2.1.1 Dennard Scaling and the Golden Era**

The early period of MOSFET scaling was largely guided by a principle known as Dennard scaling, proposed by IBM engineer Robert Dennard in 1974. Dennard's theory stated that as transistors were scaled down in size, their power density would remain constant as long as both the voltage and the current were scaled down proportionally [7-10]. This meant that as transistors got smaller, they would consume less power and produce less heat while switching faster, allowing for higher clock speeds in processors. For several decades,

MOSFET scaling followed this model, with chip manufacturers reducing the size of transistors while maintaining or improving their performance. Throughout the 1980s and 1990s, the semiconductor industry saw rapid improvements in MOSFET technology. Gate lengths shrank from micrometers to nanometers, with the 1  $\mu\text{m}$  barrier being broken in the late 1980s. The transition from aluminium to copper interconnects in the late 1990s also helped reduce resistance and improve the overall speed of circuits, further enhancing the benefits of scaling.

During this time, MOSFET scaling was relatively straightforward, with each new generation of transistors offering better performance, lower power consumption, and increased transistor density. This period, often referred to as the "golden era" of Moore's Law, saw dramatic improvements in computing power and the proliferation of personal computers, mobile phones, and other electronic devices. By the early 2000s, however, the limits of classical MOSFET scaling began to emerge [11]. As gate lengths approached 100 nm and below, several issues became more pronounced, threatening to derail the continued progress predicted by Moore's Law.

- One of the most significant challenges was power dissipation. While Dennard's scaling suggested that power density would remain constant as transistors shrank, in reality, this assumption began to break down as transistors became extremely small.
- Another issue was short-channel effects, which occur when the channel length (the distance between the source and drain) becomes so short that the electric field from the drain begins to influence the behaviour of the channel. This can lead to threshold voltage roll-off, reduced gate control, and increased susceptibility to leakage currents, all of which degrade the performance of the transistor.

## 2.2 SHORT-CHANNEL EFFECTS

### 2.2.1 Drain-Induced Barrier Lowering (DIBL)

Drain-induced barrier Lowering (DIBL) is a short-channel effect in MOSFETs where the threshold voltage decreases as the drain voltage increases, as shown in **Figure 2.1**. This occurs because the electric field from the drain penetrates into the channel near the source, lowering the energy barrier for carriers to flow.

As a result, the gate loses some control over the channel, leading to increased leakage currents and degraded device performance [12]. DIBL becomes more pronounced as MOSFETs are scaled to smaller dimensions, negatively affecting power efficiency and off-state behaviour by allowing current to flow even when the device should be off [8,9].




Figure 2.1: Drain-induced barrier lowering [11].

### 2.2.2 Surface Scattering

Surface scattering occurs in MOSFETs when charge carriers (electrons or holes) move through the channel and collide with the rough surface of the semiconductor-oxide interface expressed in **Figure 2.2**. As MOSFETs are scaled down and the channel becomes thinner, the influence of this surface becomes more pronounced. These collisions scatter the

carriers, reducing their mobility and leading to lower current drive and performance degradation [13]. Surface scattering becomes especially significant in short-channel devices, where the proximity of the channel to the surface is greater, making it a critical factor in limiting device speed and efficiency in advanced semiconductor technologies.




Figure 2.2: Surface Scattering [31].

### 2.2.3 Threshold Voltage ( $V_{th}$ ) Roll-off

Threshold voltage roll-off is a short-channel effect in MOSFETs, where the threshold voltage ( $V_{th}$ ) decreases as the channel length shrinks. In long-channel MOSFETs, the gate has strong control over the channel, keeping the threshold voltage stable. However, in short-channel devices, the electric fields from the drain and source influence the channel potential more significantly, weakening the gate's control. This causes the threshold voltage to decrease with reduced channel length, resulting in an earlier turn-on of the transistor and increased leakage currents. Threshold voltage roll-off negatively impacts performance and power efficiency in highly scaled devices [14].

### 2.2.4 Impact Ionization

Impact ionization occurs in MOSFETs when high electric fields, typically near the drain in short-channel devices, accelerate charge carriers (electrons or holes) to high velocities, as shown in **Figure 2.3**. These energetic carriers can collide with atoms in the semiconductor lattice, generating additional electron-hole pairs [15]. This process results in an increase in

current beyond what is controlled by the gate voltage and can lead to several adverse effects, such as:

- **Increased leakage current:** Unwanted current due to the creation of extra charge carriers.
- **Hot carrier injection:** Damage to the gate oxide as high-energy carriers are injected into it.
- **Device reliability issues:** Long-term degradation of the MOSFET.

Impact ionization becomes more significant as MOSFETs are scaled down and electric fields intensify.




Figure 2.3: Impact Ionization [11].

### 2.2.5 Hot-Carrier Effects





Figure 2.4: Hot Carrier Effects in NMOS [11].

The hot carrier effect in MOSFETs occurs when charge carriers (electrons or holes) gain significant kinetic energy from the electric field within the device, as shown in **Figure 2.4**. This energy can lead to carrier scattering, resulting in increased leakage currents and reduced device performance. As carriers are accelerated through the channel, they may gain enough energy to overcome potential barriers at the oxide-semiconductor interface, leading to impact ionization. This effect can cause device degradation, threshold voltage shifts, and eventual failure, particularly in high-frequency and high-power applications. To mitigate this, device design and fabrication techniques are employed to reduce electric fields and enhance reliability [16].

### 2.3 WAYS TO OVERCOME SHORT-CHANNEL EFFECTS



**Figure 2.5: Different ways to overcome SCEs in nano-scale MOSFET.**


These SCEs should be minimized or eliminated to preserve the electrical long-channel behavior of a physical short-channel device, given that they impede device operation and performance. Literature from recent years suggests that the use of novel device designs and engineering techniques (as presented in **Figure 2.5**) may diminish these short-channel effects.

### 2.3.1 Engineering Schemes

Researchers have developed various engineering schemes to mitigate the impact of SCEs on transistor performance. Here are some engineering schemes to address SCEs.

#### 2.3.1.1 Junctionless Engineering

A junctionless field effect transistor (JLFET) is a transistor that functions in its channel area without a traditional p-n junction, as depicted in **Figure 2.6** [17]. They use a single-gated silicon nanowire structure instead. This nanowire serves as the current flow channel, and the gate terminal regulates the current flow by controlling the conductivity of the nanowire. When a positive gate voltage is applied, it draws negatively charged carriers (electrons) to the nanowire's surface, forming an accumulation region. This accumulation region improves the nanowire's conductivity, enabling current to pass between the source and drain terminals. When a negative gate voltage is supplied, the negatively charged carriers are repelled, resulting in a depletion zone at the nanowire's surface.




**Figure 2.6:** Cross-sectional view of junctionless double gate MOSFET [16].

The conductivity of the nanowire is reduced in this depletion zone, essentially limiting current passage between the source and drain terminals. This JL engineering has various benefits over conventional transistors, including easier manufacture, lower production

costs, lower leakage current, and higher energy efficiency. JLFETs alleviate the difficulties related to SCEs by removing the p-n junction, enabling additional scalability and performance benefits [18].

### 2.3.1.2 Gate Engineering


Long et al. [19] introduced the dual material gate (DMG) MOSFET in 1997, an innovative configuration that effectively mitigates SCEs while concurrently augmenting carrier velocity, as demonstrated in **Figure 2.7**. The gate of the DMG-MOSFET comprises two contacting materials with distinct work functions. The metal near the source has a larger work function, whereas the metal near the drain has a lower work function. Therefore, the threshold voltage  $V_{th1} > V_{th2}$  enhances carrier transport efficiency. A metal gate with a lower work function in a DMG-MOSFET diminishes the electric field near the drain, suppressing hot-carrier effects even further. The fringing capacitance issue in DMG-MOSFET is also addressed because two gates are laterally linked into one single gate.



**Figure 2.7:** Schematic structure of dual material gate MOSFET [19].

### 2.3.1.3 Dual-k Spacer Engineering

Dual-k spacer engineering uses two dielectric materials with differing relative permittivity (k-values) to build spacers beside the transistor's gate electrode. **Figure 2.8** illustrates that dual-k Spacer engineering combines a high-k spacer on the inside and a low-k spacer on the outside to increase device performance and reduce SCEs [20]. For the inner layer, a high-k dielectric with a higher k-value than typical silicon dioxide ( $\text{SiO}_2$ ) is placed because a high-k spacer enhances electrostatic control, minimizes SCEs, and improves transistor performance.



**Figure 2.8:** Schematic FinFET structure with dual-k underlap spacers [20].


Whereas for the outer layer, a low-k dielectric such as  $\text{SiO}_2$  is considered because silicon in  $\text{SiO}_2$  makes the silicon channel more flexible, reducing the likelihood of encountering dangling bonds and interface traps, and the low-k spacer reduces parasitic capacitance, minimizing the impact of capacitance and leakage current on transistor performance [21]. Thus, combining high-k and low-k spacers offers greater channel control, reduces SCEs and leakage current, increases threshold voltage stability, and improves overall transistor performance.

## 2.3.2 Device Concepts

Researchers globally are now working to advance the speed of operation and packing density of ICs by developing novel devices. Here are some devices to address SCEs.

### 2.3.2.1 Silicon-on-Insulator MOSFET

By sandwiching an entirely depleted silicon-on-insulator (SOI) device [22] between two connected gate electrodes, it is possible to substantially reduce SCEs. As illustrated in **Figure 2.9**, SOI technology utilizes a relatively thick silicon oxide layer to separate a thin silicon layer from a silicon substrate.



**Figure 2.9:** Schematic structure of FD-SOI MOSFET [22].


The SOI technology eliminates the possibility of latch-up failures by dielectrically isolating components and reducing various parasitic circuit capacitances in conjunction with lateral isolation. SOI technology provides devices that are exceptionally dense and radiation-resistant. The leakage current is negligible due to the absence of reverse-biased junctions utilized for isolation. Furthermore, the steeper sub-threshold slope of SOI devices makes them more suitable for scaling devices into the deep-submicron regime. This feature enables threshold voltage scaling, which is particularly advantageous for low-voltage, low-power applications. The SOI MOSFET is a highly desirable component for VLSI

applications requiring low power and high performance due to its minimal parasitic capacitances.

### 2.3.2.2 Tunneling Field Effect Transistor

**Figure 2.10** exhibits a lateral structure view of tunnelling field effect transistors (TFETs), another intriguing alternative to traditional MOSFETs [23]. TFETs use the concept of band-to-band tunnelling, in which charge carriers use quantum mechanical phenomena to cross a potential barrier in a semiconductor material.

The capacity of TFETs to function at lower supply voltages is a significant benefit over MOSFETs. This is due to the sharp subthreshold swing characteristic of TFETs, which allows them to attain high on-state current while retaining low off-state leakage current [44].



**Figure 2.10: Schematic lateral structure of TFET [23].**


As a consequence, TFETs have the potential to drastically lower IC power consumption. Another benefit of TFETs is that they are compatible with various semiconductor materials. This offers flexibility when developing TFET devices for multiple applications and performance requirements.

Nevertheless, TFETs encounter certain limitations compared to conventional MOSFETs: their generally lower current densities restrict their applicability in high-power scenarios. Furthermore, fabricating TFETs with the required precision is a substantial task.

### 2.3.2.3 Carbon Nanotube Field Effect Transistor

Carbon nanotube field effect transistors (CNTFETs) use carbon nanotubes as a conducting channel, as portrayed in **Figure 2.11** [25]. Carbon nanotubes are hexagonally latticed cylindrical structures made of carbon atoms. One of the most significant benefits of CNTFETs is their capacity to function at extremely small scales with reduced power consumption, thus enabling ultra-low-power operation. Furthermore, CNTFETs have high electron mobility, thermal conductivity, and mechanical strength [26]. These properties make CNTFETs capable of operating at high frequencies and high-speed switching applications such as data transmission systems. Another distinguishing aspect of CNTFETs is the ability of carbon nanotubes to be grown on flexible substrates, enabling the development of flexible and wearable electronics.

Despite these potential benefits, there are still hurdles that must be overcome before CNTFETs may be widely used. Controlling the chirality of carbon nanotubes during their production is one of the most challenging tasks. Scalability, device homogeneity, and contact resistance concerns must also be addressed to guarantee the practicality and economic feasibility of CNTFETs.



**Figure 2.11:** Schematic structure of CNTFET device [25].

## 2.4 RESEARCH GAPS

Research gaps identified after reviewing the literature are as follows, which will be attempted to address via possible solutions.

2.4.1.1 Need to make the device a more cost-effective solution, reduce the complexity of the fabrication process, and offer greater design flexibility.

2.4.1.2 The rise in off-state leakage current with the decreasing gate oxide thickness is another severe issue. This leakage results from quantum mechanical tunnelling, which limits the device scaling and negatively impacts the performance of the device.

2.4.1.3 Densely packed VLSI and ULSI circuits often run at high temperatures due to heat production, and excessive temperatures might harm or influence the functioning of the nanoscaled devices. Therefore, device reliability must be inspected to guarantee long-term endurance and stability.


2.4.1.4 The parasitic capacitance and short channel effects become more significant at the sub-nm range, deteriorating device performance. Thus, thoroughly examining these impacts is essential to improve the device's performance.

2.4.1.5 Due to their many benefits, FET-based electronic devices are widely utilized as bio-sensors, gas-sensors, radiation-sensors, etc. With the advancement of technology towards compact devices, there is a need for new FET-based sensors that cater to different specialized applications.


## 2.5 POSSIBLE SOLUTION – NCFET

### 2.5.1 Development and Prospects of NCFETs

Datta and Salahuddin [26] proposed the idea of negative capacitance MOSFETs to achieve  $SS < 60$  mV/dec, wherein a ferroelectric insulator is used as a gate oxide and provides step-up voltage transformation. **Figures 2.12** and **2.13** represent the schematic of NC-FET and capacitive network in the NCFET structure. Further, they argued that for the system to be stable in its totality, the capacitance of the system should be positive.




**Figure 2.12:** Schematic image of an NC-FET with ferroelectric and conventional dielectric as the gate stack [27].



**Figure 2.13:** Gate is coupled to channel potential  $\psi_s$  by a capacitive network [28].

This poses a fundamental limit on the maximum thickness of the ferroelectric for hysteresis-free operation given by  $t_{fe} < 1/2|\alpha|C_s$ , where  $\alpha$  is the material property of the ferroelectric and  $C_s$  is the semiconductor capacitance.


Design guidelines for designing NC-MOSFETs show that for stable operation, the total capacitance of the system should be positive, and hence,  $C_s^{-1}(Q) > C_{ox}^{-1}(Q)$  throughout the region of operation of the device. Further, for minimum coupling factor  $m$ ,  $C_s$ , and ferroelectric capacitance  $-C_{ox}$  should be as close as possible, since  $m = (C_s^{-1} + C_{ox}^{-1})/C_s^{-1}$ . In particular, the nanoelectromechanical switch (NEMS) with a suspended gate can also provide a negative capacitance effect, as shown in **Figure 2.14**. As the suspended gate is charged, it is attracted towards the MOSFET, and consequently, the voltage across it decreases. The NEMS switch can then be used in series with the ferroelectric capacitor to provide an ideal logic switch with  $SS = 0$  mV/dec.



**Figure 2.14:** Suspended gate and ideal logic switch (a) suspended gate NCMOS with a nanomechanical spring (b) 2D view of the suspended gate [29].

## 2.5.2 Experimental Evidence of Negative Capacitance

Experimental evidence of the NC mechanism was first provided by A. I. Khan and Salahuddin, shown in **Figure 2.15** [30]. In this experiment, they connected a series of ferroelectric capacitors with a high resistor. The flow of screening charges from a battery is then hindered by the resistance, and a transient negative capacitance is observed, where the charge across the ferroelectric decreases even though the voltage across it increases. Experimental evidence of FE-FinFETs has been discussed in [30]. In particular, in 1.5 nm thickness, HZO (Halfnium Zirconium Oxide) was used to achieve a subthreshold swing of about 52 mV/dec.




**Figure 2.15:** Verification of negative capacitance (a) Ferroelectric capacitor connected in series with a resistor to demonstrate NC effect (b) Resistance hinders the flow of screening charges, which results in a transient NC effect between points A and B [30].

### 2.5.3 NCFET Classification

Ferroelectric-based negative capacitance (NC) transistors, which can enable sub-60-mV/dec switching, are being actively researched for ultralow-power applications. The experimental demonstrations of NCFET have mainly employed two different types of NCFET structures, as shown in **Figure 2.16** [31]. One of the structures involves a metal layer (floating gate) between the ferroelectric and the internal gate oxide (a metal-ferroelectric-metal-insulator semiconductor (MFMIS) FET, as shown in **Figure 2.16(a)**. Each unit in the MFIS equivalent network represents an MFMIS structure.  $V_{\text{int}}$  denotes internal voltage at the ferroelectric–oxide interface represented in **Figure 2.16(c)**. For MFIS,  $V_{\text{int}}$  varies along the longitudinal direction when a nonzero drain bias is applied, and hence, it has been modelled by the arrangement shown in **Figure 2.16(d)**. In the other structure shown in **Figure 2.16(b)**, the ferroelectric is in direct contact with the oxide layer (a metal-ferroelectric-insulator-semiconductor (MFIS) FET. Recently, Duarte et al. have reported that MFIS provides a higher ON-state current compared with MFMIS. However, we find this not to be true for all the ferroelectric materials.

In this part, an extensive one-to-one comparison between MFMIS and MFIS structures of NCFET using a compact modelling approach is discussed. It shows that the relative value of ON-current is a strong function of remnant polarization of the ferroelectric when comparing MFMIS and MFIS structures.




**Figure 2.16: Structural comparison between (a) MFMIS and (b) MFIS, (c) MFMIS and (d) MFIS [31].** It also investigates and explains the hysteresis behaviour of the two structures, highlighting the differences in their underlying hysteresis mechanisms for the first time. A compact modelling approach is used to simulate the two types of NCFET structures. For MFMIS, due to the presence of a metal layer, the ferroelectric capacitor and the baseline MOSFET can be considered as two different circuit elements simply connected by a wire, as shown in **Figure 2.16(c)**. The MFMIS structure can thus be simulated by a lumped model approach by self-consistently solving the Landau–Devonshire (L–D) model of the ferroelectric with the MOSFET physics, L–D equation relates the voltage drop across the ferroelectric,  $V_{fe}$  and the gate charge density,  $Q_G$  as  $V_{fe} = 2\alpha Q_G + 4\beta Q_G^3$ , where  $\alpha$  and  $\beta$  are the material-dependent parameters.  $\alpha$  and  $\beta$  can also be related to the ferroelectric material properties, the remnant polarization ( $P_r$ ), and the coercive field ( $E_c$ ) [31].

#### **Comparison of MFIS and MFMIS's transfer characteristics:**

**ON Condition:**  $V_G > V_{th}$ ,  $V_D = '+'$  ve,  $V_S = 0V$

As we apply a positive voltage to the gate terminal, due to the positivity of the gate and corresponding capacitive effect, minority charge carriers get attracted towards the gate and form a layer of uncovered ions there just below the dielectric layer. When the gate electrode is given a voltage higher than the threshold voltage, the region beneath the gate is inverted and forms a channel, providing a conducting path between the source and the drain. The current flows from the drain to the source in the channel.



**Figure 2.17:** Comparison of  $I_D$ - $V_G$  of MFMIS and MFIS NCFETs for different remnant polarization values [31].

MFMIS structure shows higher ON-current due to the internal voltage amplification caused by the NC effect, which is present even for  $V_G = 0$  as the flat band voltage ( $V_{FB}$ ) = 0 shown in **Figure 2.17**.

**OFF Condition:**  $V_G < 0V$ ,  $V_D = '+'$  ve,  $V_S = 0V$ .

The transistor is in OFF condition, and there will be no current flow from drain to source in this state.

### 2.5.4 Advantages of NCFET

Modern semiconductor manufacturing foundries prefer NCFET technology over traditional planar transistor designs due to its several advantages.

- **Improved Performance:** NCFETs have enhanced electrical performance in comparison to planar transistors. These devices offer enhanced regulation of electron movement, leading to faster switching speeds and improved circuit performance.
- **Reduced Leakage Current:** The foremost benefit of NCFETs is their capacity to mitigate leakage current. When the transistor is not actively switching, the 3D fin structure provides greater control in the transistor's OFF state, lowering power usage.
- **Low Power Consumption:** NCFETs are ideal for applications where power consumption is of the utmost importance, such as mobile devices and IoT devices, due to their exceptional energy efficiency.
- **Scalability:** The scalability of NCFET technology enables its seamless integration into smaller technology nodes such as 15 nm, 10 nm, and beyond. NCFETs have been crucial in preserving Moore's law and enhancing transistor density as semiconductor manufacturers shift towards lower lithography nodes.
- **Improved Heat Dissipation:** The heat dissipation of NCFETs is also helped by their voltage amplification factor. The negative capacitance offered by the ferroelectric material helps in voltage amplification, hence mitigating the potential for overheating in high-performance microprocessors.
- **Better Control Over SCEs:** NCFETs provide superior control over SCEs, including drain-induced barrier lowering (DIBL) and subthreshold slope (SS) degradation, compared to planar transistors.

- **Compatibility:** The integration of NCFET technology into current semiconductor production processes can be facilitated by certain adjustments, simplifying the transition for semiconductor manufacturers towards adopting NCFET technology.
- **Industry Standard:** NCFET technology has emerged as a prevailing standard in advanced semiconductor fabrication, garnering widespread adoption by prominent semiconductor foundries. The extensive use of NCFET-based designs guarantees a diverse range of tools and specialized knowledge inside the ecosystem.

### 2.5.5 Challenges Confronted by NCFET on the Simulation Level

While NCFET technology offers numerous advantages, it also comes with some challenges. The challenges confronted by the NCFET technology are described as:

**Computational Complexity:** Coupling ferroelectric materials with conventional MOSFET models requires solving additional differential equations, increasing simulation complexity.

**Convergence Issues:** Numerical convergence issues arise in TCAD, SPICE, and quantum mechanical simulations, especially when modeling fast switching behavior.

**Accurate Material Parameter Extraction:** Simulations require precise input parameters like permittivity, polarization coefficients, and domain wall effects, which are often difficult to obtain experimentally. Variability in ferroelectric thickness, doping concentration, and interface properties adds uncertainty to simulation results.

**Capturing Temperature and Scaling Effects:** Ferroelectric properties vary with temperature, affecting device stability and requiring temperature-dependent modeling. Scaling NCFETs to smaller nodes introduces quantum effects, leakage currents, and variability, which are difficult to simulate accurately.

**Reliability Concerns:** The ongoing reduction in transistor sizes raises concerns regarding the long-term reliability of NCFET-based devices, such as electro-migration, aging effects, and overall device longevity[32].

By keeping these challenges in view, all the simulation is done on the VISUAL TCAD simulator. This simulator solves the additional differential equations that are required for the use of ferroelectric material in MOSFET architecture. The convergence errors were resolved by taking the fine meshing in the built architecture. Different thickness of ferroelectric material is considered to extract the most suitable results. Also, the temperature analysis is done to check the reliability of the proposed architecture of NCFET. The calibrated transfer characteristics of conventional MOSFET on the VISUAL TCAD simulator and experimental results.

## 2.6 REFERENCES

- [1] K. J. Kuhn, "Considerations for ultimate CMOS scaling," *IEEE Transactions on Electron Devices*, vol. 59, no. 7, pp. 1813-1828, 2012.
- [2] H. Iwai, "Roadmap for 22 nm and beyond (invited paper)," *Microelectronic Engineering*, vol. 86, no. 7-9, pp. 1520-1528, 2009.
- [3] D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Sun, D. Sylvester, and H.-S. P. Wong, "Device scaling limits of Si MOSFETs and their application dependencies," *Proceedings IEEE*, vol. 89, no. 3, pp. 259-288, 2001.
- [4] H. Shang, H. Okorn-Schmidt, K. Cheng, and M. Green, "Scaling MOSFETs to 10 nm gate lengths," *IEEE Transactions on Electron Devices*, vol. 55, no. 2, pp. 358-366, 2008.
- [5] Y. Taur, and T. H. Ning, "Fundamentals of Modern VLSI Devices," 2nd ed. Cambridge, U.K.: Cambridge University Press, pp. 122-132, 2009.
- [6] R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," *IEEE Journal of Solid-State Circuits*, vol. 9, no. 5, pp. 256-268, 1974.
- [7] C. Auth et al., "A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors," *IEEE International Electron Devices Meeting (IEDM)*, pp. 131-134, 2012.
- [8] J. M. Rabaey, "Low power design essentials," *Foundations and Trends in Electronic Design Automation*, vol. 2, no. 2, pp. 1-306, 2008.

- 
- [9] S. Borkar, "Design challenges of technology scaling," *IEEE Micro*, vol. 19, no. 4, pp. 23-29, 1999.
  - [10] H.-S. P. Wong et al., "Nanoscale CMOS," *Proceedings of the IEEE*, vol. 87, no. 4, pp. 537-570, 1999.
  - [11] <http://www.onmyphd.com/?p=mosfet.short.channel.effects>.
  - [12] S. Balasubramanian and M. Mehrotra, "Technology scaling and its impact on MOSFET performance," *IEEE Transactions on Nanotechnology*, vol. 1, no. 2, pp. 119-128, 2002.
  - [13] S.G. Chamberlain and S. Ramanan, "Drain-induced barrier-lowering analysis in VSLI MOSFET devices using two-dimensional numerical simulations," *IEEE Transactions on Electron Devices*, vol. 33, no. 11, pp. 1745-1753, 1986.
  - [14] C. Hu, S.C. Tam, F.-C. Hsu, P.-K. Ko, T.-Y. Chan, and K.W. Terrill, "Hot-electron-induced MOSFET degradation - model, monitor, and improvement," *IEEE Journal of Solid-State Circuits*, vol. 20, no. 1, pp. 295-305, 1985.
  - [15] E. Takeda, C.Y.-W. Yang, and A.M.-Hamada, "Hot-carrier effects in MOS devices," *Academic Press*, 1995.
  - [16] H. Wong and H. Iwai, "On the scaling issues and high- $\kappa$  replacement of silicon dioxide," *IEEE Transactions on Electron Devices*, vol. 53, no. 9, pp. 2031-2042, 2006.
  - [17] S. Sahay and M.J. Kumar, "Junctionless field-effect transistors: Design, modeling, and simulation," *Wiley-IEEE Press*, 2019.
  - [18] A. Nowbahari, A. Roy, and L. Marchetti, "Junctionless transistors: State-of-the-art," *Electronics*, vol. 9, no. 7, pp. 1174, 2020.
  - [19] W. Long, H. Ou, J.-M. Kuo, and K.K. Chin, "Dual-material gate (DMG) field effect transistor," *IEEE Transactions on Electron Devices*, vol. 46, no. 5, pp. 865-870, 1999.
  - [20] P.K. Pal, B.K. Kaushik, and S. Dasgupta, "Investigation of symmetric dual-k spacer trigate FinFETs from delay perspective," *IEEE Transactions on Electron Devices*, vol. 61, no. 11, pp. 3579-3585, 2014.
  - [21] V.B. Sreenivasulu and V. Narendar, "A comprehensive analysis of junctionless tri-gate (T.G.) FinFET towards low-power and high-frequency applications at 5-nm gate length," *Silicon*, vol. 14, pp. 2009-2021, 2022.
  - [22] J.-Y. Cheng, C.W. Yeung, and C. Hu, "Extraction of front and buried oxide interface trap densities in fully depleted silicon-on-insulator metal-oxide-semiconductor field-effect transistor," *ECS Solid State Letters*, vol. 2, no. 5, pp. 32-34, 2013.
  - [23] C.P. Kumar and K. Sivani, "A tunnel field effect transistor is a substitute for ultra-low power applications," *International Conference on Advances in Human Machine Interaction (HMI)*, pp. 1-4, 2016.
  - [24] A.C. Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic," *Proceedings of the IEEE*, vol. 98, no. 12, pp. 2095-2110, 2010.

- [25] M.H. Moaiyeri, R.F. Mirzaee, K. Navi, and O. Hashemipour, "Efficient CNTFET-based ternary full adder cells for nanoelectronics," *Nano-Micro Letters*, vol. 3, no. 1, pp. 43-50, 2011.
- [26] S. Salahuddin, S. Datta, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," *Nano Letters*, vol. 8, no. 2, pp. 405-410, 2008.
- [27] K. Tamersit, M.K.Q. Jooq, and M.H. Moaiyeri, "Analog/RF performance assessment of ferroelectric junctionless carbon nanotube FETs: A quantum simulation study," *Physica E: Low-dimensional Systems and Nanostructures*, vol. 134, 114915, 2021.
- [28] Muhibul Haque Bhuyan, "A Review of Recent Research Works on Negative Capacitance Field Effect Transistor," *SEU Journal of Science and Engineering*, Vol. 13, No. 1, 2019.
- [29] <https://www.newelectronics.co.uk/content/features/can-a-transient-effect-rescue-silicon-power-scaling>.
- [30] A. Jain, M. A. Alam, "Prospects of hysteresis-free abrupt switching (0 mv/decade) in landau switches," *IEEE Transactions on Electron Devices*, vol. 60, no. 12, pp. 4269-4276, 2013.
- [31] A. I. Khan, K. Chatterjee, B. Wang, S. Drapcho, L. You, C. Serrao, S. R. Bakaul, R. Ramesh, and S. Salahuddin, "Negative capacitance in a ferroelectric capacitor," *Nature Material*, vol. 14, no. 2, pp. 182, 2015.
- [32] G. Pahwa, A. Agarwal, Y.S. Chauhan, "Numerical investigation of short-channel effects in negative capacitance mfi and mfmis transistors: Above threshold behavior," *IEEE Transactions on Electron Devices* 66(3), 2019, pp. 1591–1598.

# 3

## CHAPTER

### ***TCAD investigation of Ferroelectric assisted substrate MOSFET for Digital Application***

---

- ❖ *This chapter discusses the analog and RF performance of ferroelectric-assisted substrate MOSFET (FE-MOSFET) and its digital application.*
  - ❖ *It is found that the switching ratio of the FE-MOSFET increased almost fifty-eight times, thereby improving the analog performance in terms of transconductance, transconductance generation factor, intrinsic gain, and early voltage compared to conventional MOSFET.*
  - ❖ *The RF performance parameters like GTFP and GFP get enhanced by four decimal points and two decimal points, with an 11 times enhancement in TFP for FE-MOSFET configuration compared to conventional MOSFET due to enhanced value of  $g_m$ , TGF, and reduced values of SCEs.*
  - ❖ *It is also analyzed that the proposed device with a ferroelectric layer-assisted substrate exhibits the most improved static performance compared to the conventional MOSFET configuration. Also, the inverter-based parameters like NM ratio are improved in the case of an FE-MOSFET-based inverter.*
  - ❖ *Consequently, the proposed FE-MOSFET device with a ferroelectric layer as buried oxide would be an attractive solution for low-power and high-performance CMOS circuits.*
-

### 3.1 INTRODUCTION

The current increasing demand to follow the high-performance and ultra-low power circuits has motivated the semiconductor industry to downscale the transistors, as stated by Moore's law. However, with the following trend, CMOS technology is reaching its fundamental limits of scaling down [1-5]. As the size of the transistor scales down, the length of the channel in the device decreases, and the SCEs like channel tunnelling, drain-induced barrier lowering, and subthreshold swing value start dominating and affecting the device's performance. With scaling below 100 nm, the gate control over the device channel becomes poor, so the SCEs start to dominate. Another issue that the device's performance suffers from is the pin-point ultra-sharp S/D junction's formation. Some of these effects are reduced by junctionless field effect transistors in which doping species in all regions are the same. It also provides better protection against SCEs than conventional CMOS devices [6-10].

Another challenge with the decreasing size of the transistor comes from power dissipation. With the reduction of threshold voltage for the same device speed and increasing current exponentially, static power dissipation is a new objective set for transistors. It does not look easy to achieve both things with balance. Still, there is a possible way to maintain the stability between device performance and power dissipation, which is the subthreshold swing value of a device. It represents the amount of applied gate voltage that is required to change the current by one decade and is given by

$$SS = \frac{d \log_{10} I_D}{dV_{gs}} \quad (3.1) [11]$$

For a conventional MOSFET, the value of SS is  $\geq 60\text{mV/decade}$ . From Equation (3.1), we can say that as the value of SS lowers, the needed applied gate voltage becomes less to switch on the transistor [11-12].

Furthermore, the next challenge is to increase the gate direct tunnelling by reducing gate oxide thickness, which decreases the leakage current. The technical solution for this situation is proved by using high-k dielectric materials like hafnium oxide ( $\text{HfO}_2$ ) ( $k=25$ ), which can be used in the gate stack of the transistor with a combination of silicon oxide ( $\text{SiO}_2$ ) as the effective oxide thickness (EOT) stays constant.  $\text{HfO}_2$  cannot be directly deposited on the Si substrate because it forms the oxide composites at the interface of the gate stack and substrate region, which offers resistance at the interface. So, to maintain the interface quality,  $\text{HfO}_2$  is always deposited on top of  $\text{SiO}_2$  in the gate stack of the transistor.

In the last several years, there has been a sufficient increase in demand for higher battery backup and portable electronic devices. In addition to the matchup, this demand, along with the addition of speed performance, has been followed by the concept of Moore's law for decades. With the help of this system-on-chip (SoC) concept, we can integrate several independent systems on a single chip. The main challenge in SoC technology is device optimization.

In the past, using ferroelectric material in the gate stack of MOSFET gave better immunity to the device performance because FE material shows the behaviour of negative capacitance, which can be observed from their charge energy curve. So, we can use ferroelectric materials in many possible ways to redefine the architecture of existing MOSFET structures. A suitable example of FE materials is  $\text{HfO}_2$ -based FE ( $\text{HfO}_2\text{FE}$ ). We know that  $\text{HfO}_2$  is a high-k dielectric material, but its properties show ferroelectric behaviour when it is deposited with chemical vapour deposition.

The use of ferroelectric materials in the substrate for spacer-based FE MOSFETs has an advantage that significantly affects their performance because these materials have the unique property of exhibiting spontaneous polarization, creating a built-in electric field in the channel region of the MOSFET, which results in a reduction in the threshold voltage

( $V_{th}$ ) and an improvement in the transconductance ( $g_m$ ) of the device, which improves the overall performance. The fast polarization switching of ferroelectric materials gives ferroelectric MOSFETs the ability to operate at high speeds.

As a result, they are well suited for use in signal processing circuits, high-speed data transmission systems, and high-frequency RF (radio frequency) devices, all of which require fast switching. The charge energy curve of the FE Material has negative capacitance properties that allow it to be used in gate barrier materials when designing MOSFETs, providing enhanced current, reduced leakage current, and ratio high-speed switching as well as the sub-threshold slope (SS).

The ferroelectric properties of  $HfO_2$  are still subject to investigation, and further studies are needed to understand their properties and potential applications fully. Therefore, when the device is combined with Gate stacks, pads of FE materials become capable of storing large amounts of charge, which can be used for digital, analog/RF applications [12]. In this chapter, we present a new MOSFET architecture that combines a ferroelectric material sandwiched between a high-K dielectric material in the base area and an  $HfO_2$  gate compartment used with  $SiO_2$  and is called Ferroelectric assisted substrate MOSFET (FE-MOSFET). Thus, anticipating the combined advantages of the ferroelectric layer with the high-k dielectric layer in the substrate region and gate oxide combination for improved device characteristics, E-mode FE-MOSFET is analyzed and improved accordingly throughout the thesis. The following outline constitutes this chapter's structure: The first section of this chapter provides an overview of the device construction, along with the structural parameters and computational models that were applied throughout this study. The confirmation of the simulation setup is demonstrated in the second portion of the chapter, which details how the models used in the simulation setup were calibrated with the experimental data provided and how this was accomplished. In the following section of

the chapter, the manufacturing possibility of the suggested device will be discussed. The later part of the chapter discusses the results obtained through simulation. These results include the effect of gate and drain bias and the impact of high k gate dielectric; all of these factors affect the electrical and RF performance of E-mode FE-MOSFET. The conclusion of the chapter is presented in the final part of the chapter's summary. Thus, by considering all the conceptions, we designed a new architecture of MOSFET in which we use a ferroelectric material ( $\text{HfO}_2\text{FE}$ ) sandwiched in between the high-k dielectric material  $\text{HfO}_2$  in the substrate region with the addition of  $\text{HfO}_2$  in the gate stack of the device. We named it a ferroelectric-assisted substrate metal-oxide-semiconductor-field-effect-transistor (FE-MOSFET), as shown in **Figure 3.1**[12]. Accordingly, the primary objective of this chapter is to include the ferroelectric layer with a combination of high-k dielectric layer and gate oxide into a single MOSFET. This chapter discusses the ferroelectric layer-assisted substrate MOSFET to acquire an improved device DC and RF performance. These advancements have enhanced the transistor's operational efficiency and opened up new possibilities for various applications in the field of electronics.

### 3.2 DEVICE DESIGN AND PHYSICAL MODELS




Figure 3.1: (a) Proposed FE-MOSFET structure, (b) Cross-section view and capacitance representation of the device [12].

For a fair comparison, the parameters such as device size, doping profiles, gate work function, etc., are maintained constant for both devices. The distinction is that while SiO<sub>2</sub> is the only gate oxide utilized in the other device, HfO<sub>2</sub> ( $k = 25$ ) and SiO<sub>2</sub> ( $k = 3.9$ ) are considered equally in the FE-MOSFET device. Additionally, a combination of insulator and ferroelectric with respective thicknesses of 9 nm and 8 nm is employed in the substrate region. The device's gate length ( $L_g$ ) is 25 nm, while the S/D regions' ( $L_{S/D}$ ) fixed length is 10 nm. Both devices maintain a constant  $t_{ox}$  of 1 nm. P-type doping species are equally doped throughout the substrate region. With n-type Gaussian doping, the doping concentration in the source/drain areas ( $N_{S/D}$ ) is  $1 \times 10^{19} \text{ cm}^{-3}$ , whereas in the channel region ( $N_{Ch}$ ), it is  $1 \times 10^{16} \text{ cm}^{-3}$ . The ion-implantation method, a very high-temperature annealing procedure, is used to construct the source and drain region. Metal would melt if it were used as a gate. One of the reasons offered to support the use of polysilicon over metal is its greater melting point. The gate N-Poly-Silicon (N-Poly-Si) has a work function ( $\phi_m$ ) of 4.50 eV. It is used because of its high purity, low resistivity, low thermal stability, and compatibility with CMOS processing. The temperature ( $T$ ) is maintained at 300 K, and

gate-source voltage ( $V_{gs}$ ) and drain-source voltage ( $V_{ds}$ ) are altered from 0 V to 1.0 V and 0 V to 0.5 V, respectively. In Table 3.1, all the device parameters are tabulated.

Also, silicon material is used as the substrate region for both devices. The following factors make single-crystal silicon a better device substrate material: Its melting temperature is extremely high, approximately 1400 °C [17-19]. Its Young's modulus is comparable to steel's (about 200 GPa), as light as aluminium, and has excellent mechanical stability. Its thermal expansion coefficient is lower than steel and aluminium; its melting point is about double that of aluminium, and its production procedures utilizing silicon substrates are advanced and well-established.

**Table 3.1: Different device configurations used for simulation [12].**

Parameter	Conventional MOSFET	FE-MOSFET
$L_g$ (nm)	25	25
$L_{S/D}$ (nm)	10	10
$T_{ox}$ (nm)	1	1(0.5 SiO <sub>2</sub> +0.5 HfO <sub>2</sub> )
$T_{FE}$ (nm)	0	8
$T_{ins}$ (nm)	0	9
$N_{S/D}$ (cm <sup>-3</sup> )	$1 \times 10^{19}$	$1 \times 10^{19}$
$N_{ch}$ (cm <sup>-3</sup> )	$1 \times 10^{16}$	$1 \times 10^{16}$
$\Phi_m$ (eV)	4.5(Npoly Si)	4.5 (Npoly Si)

The VISUAL TCAD simulator has simulated both configurations. For error-free and useful findings, alternative equations are necessary in addition to Poisson and Continuity equations. Equations (3.2-3.6) are used to describe a range of physical models included in the device simulation.

- Shockley-Read-Hall (SRH) recombination model** includes the effect of recombination and generation.

$$R_{SRH} = \frac{pn - n_{ie}^2}{\tau_p \left[ n + n_{ie} \exp\left(\frac{E_{Trap}}{kT_L}\right) \right] + \tau_n \left[ p + n_{ie} \exp\left(\frac{-E_{Trap}}{kT_L}\right) \right]} \quad (3.2) [13]$$

where  $T_L$  is the lattice temperature,  $E_{TRAP}$  is the difference between the intrinsic Fermi level and trap energy level,  $k$  is the Boltzmann's constant, and  $\tau_n$  and  $\tau_p$  stand for the electron and hole lifetimes.

2. **Arora analytical model** correlates the low-field carrier mobility with impurity concentration and temperature.

$$\mu_n = 88 \left( \frac{T_L}{300} \right)^{-0.57} + \frac{1252 \left( \frac{T_L}{300} \right)^{-2.33}}{1 + \frac{N}{1.432 \times 10^{17} \left( \frac{T_L}{300} \right)^{2.546}}} \quad (3.3) [14]$$

where  $N$  is the total local dopant concentration, and  $T_L$  is the lattice temperature.

3. **Klaassen band-to-band tunneling model** accounts for the electrons tunneling between the valence and conduction band.

$$G_{BBT} = D \times BB.A \times E^{BB.GAMMA} \exp\left(-\frac{BB.B}{E}\right) \quad (3.4) [15]$$

where  $E$  signifies the electric field magnitude,  $D$  denotes the statistical factor, and  $BB.A$ ,  $BB.B$ ,  $BB.GAMMA$  are user-definable parameters.

4. **Crowell-Sze impact ionization model** introduces the impact ionization effects.

$$\alpha_{n,p} = \frac{1}{\lambda} \exp[C_0(r) + C_1(r)x + C_2(r)x^2] \quad (3.5) [16]$$

where  $\lambda$  denotes the carrier mean free path for optical phonon generation and  $C_0(r)$ ,  $C_1(r)$ , and  $C_2(r)$  are the ionization coefficients.

5. **Fermi-Dirac statistics model** enhances the result accuracy.

$$f(\varepsilon) = \frac{1}{1 + \exp\left(\frac{\varepsilon - E_F}{kT_L}\right)} \quad (3.6) [17]$$

where  $E_F$  indicates the Fermi level and  $\varepsilon$  is the energy of the available electron state.

Additionally, Newton and Gummel's methods are used to achieve a solution.

### 3.3 CALIBRATION





Figure 3.2: Calibrated Experimental and simulated transfer characteristics of the MOSFET [12].

Since experimental or simulated data for NCFET at the 25 nm technology node is not readily available in the literature, we performed a calibration using a conventional 30 nm MOSFET model in the simulator. This calibration process ensures that the baseline device characteristics align with reported results for short-channel MOSFETs, allowing us to extend the study toward NCFET behavior. The calibrated 30 nm MOSFET serves as a reference point to assess the impact of negative capacitance integration at scaled dimensions. The MOSFET is calibrated with the experimental data extracted from G. Roy et al. [20] to validate the above-discussed physical models on the VISUAL TCAD simulator. As mentioned in the paper, the experimental data is calibrated by considering silicon material in the entire substrate region with a fixed device dimension ( $L_g = 35\text{ nm}$ ) to authenticate the simulations.

**Figure 3.2** describes the MOSFET's experimental and simulated transfer characteristics at constant  $V_{ds}$  of 50 mV and 850 mV. The selection of simulation models is validated due to the close agreement between the experimental and simulated data sets.

### 3.4 FABRICATION FEASIBILITY



**Figure 3.3:** FE-MOSFET step-by-step fabrication outline.

To illustrate how the proposed device can be created, a detailed outline of the FE-MOSFET device production process is shown in **Figure 3.3**. The initial step is to thin the silicon film, then thermally oxidize and bond hafnium oxide to the silicon wafer using the silicon fusion bonding (SFB) method. SFB is the process of connecting two silicon wafers without transitional adhesives. The technology has been applied widely in the manufacture of silicon sensors, actuators, and other microstructures, as well as in the creation of silicon-on-insulator (SOI) substrates and silicon power devices. Atomic layer deposition (ALD) deposits the gate dielectric ( $\text{SiO}_2/\text{HfO}_2$ ) on the silicon interfacial layer [21]. Next, using electron beam evaporation at room temperature, the N-Poly-Si gate is placed on top of the gate dielectric. The source and drain regions are implanted to activate the source, and the drain area dopants and spike are annealed [21]. Following lift-off, electron beam

evaporation deposits the source/drain metal connections. After forming, the FE-MOSFET proceeds with its processing.

### 3.5 RESULTS AND DISCUSSION

#### 3.5.1 Device Scalability

Equations (3.7-3.9) provide the current equations used to estimate the device performance in three different regions of operation: the cut-off, linear, and saturation regions.

$$I_d = \left( \frac{\mu C_{ox} W}{L} \right) (\eta - 1) V_T^2 \exp \left( \frac{V_{gs} - V_{th}}{\eta V_T} \right) \left( 1 - e^{-\frac{V_{ds}}{V_T}} \right) \quad (\text{cut-off region}) \quad (3.7) [22]$$

$$I_d = \left( \frac{\mu C_{ox} W}{L} \right) (V_{gs} - V_{th} - 0.5 V_{ds}) V_{ds} \quad (\text{linear region}) \quad (3.8) [22]$$

$$I_d = \left( \frac{\mu C_{ox} W}{2L} \right) (V_{gs} - V_{th})^2 (1 + \lambda V_{ds}) \quad (\text{saturation region}) \quad (3.9) [22]$$

where  $I_d$  is drain current,  $\mu$  is the carrier mobility,  $C_{ox}$  is the gate oxide capacitance per unit area,  $W$  is channel width,  $L$  is channel length,  $\eta$  is subthreshold swing coefficient,  $V_T$  is the thermal voltage,  $V_{gs}$  is gate-source voltage,  $V_{th}$  is the threshold voltage,  $V_{ds}$  is drain-source voltage, and  $\lambda$  is the channel length modulation parameter.

**Figure 3.4(a)** shows the variation comparison of drain current ( $I_D$ ) concerning the gate-source voltage ( $V_{gs}$ ) at constant drain-source voltage ( $V_{ds}$ ) of 0.5 V in both linear and log scales for both the device structures. From the variation comparison, we can say that  $I_D$  increases exponentially with an increase in the  $V_{gs}$ , and improvement in  $I_D$  is recorded for the FE-MOSFET than for conventional MOSFET.




Figure 3.4: (a) Variation of  $I_d - V_{gs}$  in linear and log scales, (b)  $I_{on}/I_{off}$  ratio and DIBL, (c)  $V_{th}$ , and (d) SS comparisons for different configurations [12].

As it is found for the modified configuration, the on-current ( $I_{on}$ ) improves with the reduction in off current ( $I_{off}$ ) or leakage current, which gives a higher switching ratio ( $I_{on}/I_{off}$ ) and enhanced switching speed to the device, as shown in **Figure 3.4(b)**. This is attributed to the reduction in tunnelling current and resistance offered by the substrate region modification. Secondly, an essential short channel parameter is DIBL, the second name for channel length modulation[22-25]. DIBL is responsible for increased leakage current at a higher constant drain-source voltage. So, for better device performance, the DIBL effect should be minimized.


The DIBL value for conventional MOSFET and modified FE-FET is displayed in the same **Figure 3.4(b)**. The threshold voltage ( $V_{th}$ ) comparison for conventional MOSFET and FE-MOSFET is shown in **Figure 3.4(c)**.  $V_{th}$  for a device shows the voltage at which the hole

concentration in the substrate region equates to the electron concentration in the channel region so that the current starts to flow to its maximum value [26-29]. The threshold voltage for the modified configuration is less than the conventional device structure, which shows that the device can switch from off to on with less of an applied gate-source voltage value. The subthreshold swing (SS) value for both device configurations is displayed as a bar graph for linear and saturation regions in **Figure 3.4(d)**. As discussed in Chapter 2, SS is an important short-channel parameter that should be low for better device performance. From **Figure 3.4(d)**, it is clear that the SS in both linear and saturation regions of operation is reduced significantly for FE-MOSFET approaching the ideal value (60mV/dec). This is due to an increase in gate coupling capacitance with an increment in permittivity ( $k$ ), which improves gate voltage control in the channel region, thus enhancing the SS value[30].

### 3.5.2 Analog metrics

In this part of the chapter, from the view of analog performance device applications, many critical parameters like transconductance ( $g_m$ ), Transconductance Generation Factor (TGF), Early Voltage ( $V_{EA}$ ), and Intrinsic gain ( $A_V$ ) are described with their explanation. **Figure 3.5(a)** represents the  $g_m$  and TGF variation concerning the  $V_{gs}$  at constant  $V_{ds}$  of 0.5 V for both device structures. Equations (2.10) and (2.11) formulate the  $g_m$  and TGF, respectively [20]. **Figure 3.5(a)** shows that the FE-MOSFET shows enhanced results with an improved value of  $g_m$  and TGF. Transconductance is an essential analog factor for a device as it estimates its overall gain. It can be evaluated from the transfer characteristics by performing the derivative of  $I_D$  to the applied  $V_{gs}$  as shown in Equation (3.10) [32-34]. A higher value of  $g_m$  shows better control of gate voltage on the channel and hence became the reason for reduced short-channel effects. Also, using ferroelectric material with a combination of high- $k$  dielectric material enhances the mobile electron

concentration and average carrier velocity in the channel region, thus directly increasing the  $g_m$ . Ferroelectric materials can improve carrier transport in the channel by: reducing interface traps and scattering and enhancing electric field distribution in the channel.



**Figure 3.5:** (a)  $g_m$  and TGF vs.  $V_{gs}$ , (b)  $V_{EA}$  vs.  $V_{ds}$ , and (c)  $A_v$  vs.  $V_{gs}$  for different structures [12].

$$g_m = \partial I_d / \partial V_{gs} \quad (3.10) [12]$$

$$TGF = g_m / I_d \quad (3.11) [12]$$

$$V_{EA} = I_d / g_d \quad (3.12) [12]$$

$$A_v = g_m / g_d = (g_m / I_d) \times V_{EA} \quad (3.13) [12]$$

This results in higher carrier velocity, further increasing  $g_m$ . As the comparison is done with the conventional MOSFET, that is why it shows the 10-fold gap values. Also, TGF shows the net gain generated per unit power loss for a device as formulated in Equation (3.11). A higher value of TGF shows how efficiently a device can work at low supply voltages. FE-

MOSFET configuration reaches the maximum value of TGF. The reason for the higher TGF is the higher drain current and its higher  $g_m$  value.


**Table 3.2: Summary of electrostatic and analog parameters for different structures [12].**

Parameter	Unit	Conv. MOSFET	FE-MOSFET
$I_{on}$	(A)	$4.27 \times 10^{-4}$	$4.43 \times 10^{-4}$
$I_{off}$	(A)	$2.58 \times 10^{-8}$	$7.62 \times 10^{-10}$
$I_{on}/I_{off}$ Ratio	-	$1.65 \times 10^4$	$0.58 \times 10^6$
$V_{th(lin)}$	(V)	0.34	0.27
$V_{th(sat)}$	(V)	0.28	0.25
SS(lin)	(mV/dec)	87.84	73.13
SS(sat)	(mV/dec)	109.40	76.13
$g_m$	( $\mu S$ )	068	739
TGF	( $V^{-1}$ )	44.08	73.98
$V_{EA}$	(V)	3.91	10.50
$A_v$	-	13.78	51.48

The  $V_{EA}$  variation with the corresponding applied supply voltages are displayed in **Figure 3.5(b)** for the conventional MOSFET and FE-MOSFET structures. This parameter should be as high as possible to improve the analog performance of a device configuration. According to Equation (2.12), the Early voltage can be found. The highest value of early voltage is recorded for the FE-MOSFET configuration compared to the conventional MOSFET structure due to the improved SCEs. **Figure 3.5(c)** displays the variation of  $A_v$  concerning the variation of  $V_{gs}$  at constant  $V_{ds}$  at 0.5 V. These gain values should be high for better-performance devices [35-38]. Also, the maximum value of intrinsic gain is obtained for the FE-MOSFET structure because of the higher  $V_{EA}$  and  $g_m$  as formulated in Equation (3.13). Intrinsic gain defines the overall voltage gain for a device regardless of its bias point. Table 3.2 summarizes all the electrostatic and analog parameters for different structures.

### 3.5.3 RF analysis

With keeping the view of RF application, RF parameters play an important role in device performance [39-41]. Some important RF parameters like unity gain frequency ( $f_T$ ), GBP, GFP, TFP, and GTFP are evaluated for conventional MOSFET and FE-MOSFET device structures. The variation of two parasitic capacitances,  $C_{gs}$  and  $C_{gd}$ , as a function of  $V_{gs}$  is displayed in **Figure 3.6(a)**. Both parasitic capacitances are plotted on a linear scale. A small AC signal analysis was simulated at a 1MHz operating frequency with a DC voltage varying from 0 to 1V with 0.05 step size to extract these gate-to-source and gate-to-drain capacitance. In **Figure 3.6(a)**, it is shown that both parasitic capacitances increase gradually concerning the  $V_{gs}$  showing a higher value for the FE-MOSFET than the conventional MOSFET structure due to the high lateral field, which directly connects to the increment in charge carrier movement from source to drain side. Another reason for high parasitic capacitances is increased gate capacitance and dielectric permittivity. The curve shows less increment behaviour for gate-to-source capacitance than the conventional MOSFET, but FE-MOSFET shows the peak value. Similarly, the curve for the drain-to-source capacitance of FE-MOSFET first indicates a lower value than the conventional MOSFET. However, after the particular value around the threshold voltage, it shows increased behaviour compared to conventional MOSFET.



**Figure 3.6: Variation of (a)  $C_{gs}$  and  $C_{gd}$  to  $V_{gs}$ , (b)  $C_{gg}$  to  $V_{gs}$  (c)  $f_T$  to  $V_{gs}$ , (d) GBP and GFP to  $V_{gs}$  (e) TFP and GTFP to  $V_{gs}$  for each configuration [12].**

$$f_T = g_m / 2\pi (C_{gs} + C_{gd}) \quad (3.14) \quad [30]$$

$$GBP = g_m / 20\pi(C_{gd}) \quad (3.15) \quad [30]$$

$$GFP = (g_m/g_d) \times f_T \quad (3.16) \quad [30]$$

$$TFP = (g_m/I_d) \times f_T \quad (3.17) \quad [30]$$

$$GTFP = (g_m/g_d) \times (g_m/I_d) \times f_T \quad (3.18) \quad [30]$$

In **Figure 3.6(b)**, simulated data of gate capacitance ( $C_{gg}$ ) is displayed as a function of  $V_{gs}$ . The  $C_{gg}$  curve shows the same variation as the parasitic capacitances as  $C_{gg}$  combines  $C_{gs}$  and  $C_{gd}$ . So, the FE-MOSFET has a higher gate capacitance value than the conventional MOSFET configuration. **Figure 3.6(c)** displays the variation of unity gain frequency ( $f_T$ ) as a function of  $V_{gs}$  for both device configurations.  $f_T$  defines the frequency value at which the device obtains unit current gain [42]. The formula used for the calculation of  $f_T$  is shown in Equation (3.14); the maximum value of  $f_T$  is demonstrated from the FE- MOSFET structure data compared to conventional MOSFET structure as the  $g_m$  is higher for the FE-MOSFET structure. **Figure 3.6(d)** represents the variation of GBP and GFP with  $V_{gs}$  at constant  $V_{ds}$  of 0.5 V for conventional MOSFET and FE-MOSFET. Gain bandwidth product (GBP) and Gain frequency product (GFP) are the essential performance parameters for high-frequency applications. Both parameters are formulated in Equations (3.15) and (3.16) As the ratio of  $g_m$  to  $C_{gd}$  is higher and shows the maximum value for the FE-MOSFET in comparison to conventional MOSFET, which shows better device performance, the modified FE-MOSFET shows the enhanced results for GBP than the conventional MOSFET structure. The peak value of GBP indicates the voltage at which the device's gain becomes maximum.

Secondly, the GFP factor is the product of unity frequency gain and intrinsic gain as formulated in Equation (3.16), which are higher for the FE-MOSFET configuration than the conventional one. So, as displayed in **Figure 3.6(d)**, the GFP shows a gradual increase with the increase in gate-source voltage, and the modified FE-MOSFET structure shows the maximum peak value of GFP compared to the conventional MOSFET structure.

Other important RF performance parameters are the transconductance frequency product (TFP) and the gain transconductance frequency product (GTFP), which are formulated in Equations (3.17) and (3.18). **Figure 3.6(e)** illustrates the variation of TFP

and GTFP with an increase in the  $V_{gs}$  at constant  $V_{ds}$  of 0.5 V for both configurations. The TFP curve shows the gradual increase concerning the  $V_{gs}$  at constant  $V_{ds}$  of 0.5 V. As TFP is a product of transconductance generation factor and unity gain frequency as formulated in Equation (3.17), which are higher for modified FE- MOSFET configuration in comparison of conventional MOSFET structure. Thus, the FE-MOSFET device structure shows the maximum value for TFP.


Similarly, from Equation (3.18), we can see that the GTFP depends on the intrinsic gain and the TFP factor. So, for the high value of  $A_v$  and TFP, GTFP would be high. Consequently, we get a higher GTFP value for the FE-MOSFET configuration than the conventional one. Thus, modified FE-MOSFET is suitable for gain, transconductance, and speed applications. All the RF parameters are tabulated in Table 3.3.

**Table 3.3: Summary of RF parameters for different structures [13].**

Parameter	Unit	Con. MOSFET	FE-MOSFET
$C_{gs}$	(aF)	7.34	7.51
$C_{gd}$	(aF)	15.48	18.67
$C_{gg}$	(aF)	22.96	27.41
$f_T$	(THz)	0.51	4.42
GBP	(THz)	0.79	7.67
GFP	(PHz)	0.006	0.200
TFP	(THz/V)	11.35	125.49
GTFP	(PHz/V)	0.07	2.22

### 3.5.4 Application of FE-MOSFET

For digital applications, combinational circuits are in high demand because of their low power consumption and high switching speed. Several designs are explored to meet the objectives. Using FE-MOSFET is an example of this effort at the device level. Here, the one brief application of FE-MOSFET is defined and presented using the COGENDA VISUAL TCAD simulator. The performance is compared with the conventional MOSFET-based inverter. To show the inverter's application, n-channel and p-channel FE-MOSFET have been designed. A 10 nm silicon oxide spacer is used for electrical isolation between the n-channel and p-channel FE-MOSFET.



**Figure 3.7:** (a) Schematic of FE-MOSFET-based inverter, (b) threshold voltage matching of n and p-channel FE-MOSFET to  $V_{gs}$  (c) Voltage Transfer Curve (VTC) Characteristics of conventional MOSFET and FE-MOSFET based inverter, (d) Transient curve of FE-MOSFET-based inverter [12].

The gate contact of n-channel and p-channel FE-MOSFET are of N-Poly-Si with a work function of 4.5 eV and 4.95 eV, respectively. For p-channel FE-MOSFET, doping material of n-type is used for the substrate region, and doping material of p-type is used for the source and drain region with a concentration of  $1 \times 10^{17} \text{ cm}^{-3}$  and  $1 \times 10^{20} \text{ cm}^{-3}$ , respectively. The general circuit diagram explaining the FE-MOSFET-based inverter is shown in **Figure 3.7(a)**. The  $I_D$ - $V_{gs}$  characteristics of both channel configuration devices are plotted together to match the  $V_{th}$ , as shown in **Figure 3.7(b)**. The  $V_{gs}$  swept from -1 to 1 V at constant  $V_{ds}$  0.5 V with a dual work function metal (DWFM) integration scheme. The voltage transfer characteristics (VTC) of the designed FE-MOSFET inverter and conventional MOSFET-based inverter are displayed in **Figure 3.7(c)**. It shows that the transition range (TR) of an FE-MOSFET-based inverter is sharper compared to a conventional MOSFET inverter, which signifies high speed and fast switching for a device.

The two critical points on the curve where the slope of voltage transfer characteristic becomes -1 correspond to logic 0 and logic 1, denoted as maximum input voltage ( $V_{IL}$ ) and minimum input voltage ( $V_{IH}$ ), respectively. The threshold voltage of the inverter configuration is the transition voltage or a voltage point at which  $V_{in} = V_{out}$  on the VTC curve. In this case, the switching threshold voltage for the FE-MOSFET inverter is 0.43 V, and for the conventional MOSFET-based inverter is 0.42 V.

#### 3.5.4.1 Noise Margin calculation

Noise margin (NM) defines the immunity of noise for a circuit. The noise margin should be as high as possible for better circuit performance. For low signal levels ( $NM_L$ ) and high signal levels ( $NM_H$ ), the noise margin is tabulated as in Equations (3.19) and (3.20):

$$NM_L = V_{IL} - V_{OL} \quad (3.19) [12]$$

$$NM_H = V_{OH} - V_{IH} \quad (3.20) [12]$$

$V_{OL}$  and  $V_{OH}$  are the minimum and maximum output voltage when the corresponding output levels are logic 0 and 1, respectively. The parameters required to compute the noise margin (NM) and transition region (TR) are tabulated in Table 3.4.

The transient analysis for the FE-MOSFET-based inverter is displayed in **Figure 3.7(d)**. All the simulations were done at room temperature (300 K) using the drift-diffusion method solver level 1(DDML1) technique [34]. The input pulse and  $V_{DD}$  of 0.85 V are standard for both analyses. As in the inverter, the output of the inverter is at logic 1 when n-channel FE-MOSFET is in cut-off mode, and it shows logic 0 in output when the n-channel FE-MOSFET conducts.

**Table 3.4: Summary of inverter-based parameters for different structures [12].**

Parameter	Unit	Conventional MOSFET	FE-MOSFET
$V_{IL}$	V	0.27	0.34
$V_{IH}$	V	0.60	0.54
$NM_L$	mV	261.7	332.6
$NM_H$	mV	239.4	298.8
TR	V	0.33	0.20

### 3.6 SUMMARY

In summary, the effect of ferroelectric material in the substrate region between the high-k  $HfO_2$  layers on the conventional MOSFET structure in terms of the analog and RF parameters using the VISUAL TCAD simulator was investigated. The proposed architecture shows enhanced analog and RF parameters with reduced SCEs. FE-MOSFET structure shows a better switching ratio as the  $I_{off}$  decreases by 97.05% with a 3.60% increased  $I_{on}$  current. Also, the SCEs, like the subthreshold swing lower by 16.75% and 30.42% in linear and saturation regions, respectively. DIBL is reduced by 56.51% and  $V_{th}$  by 20.37% and 12.59% in linear and saturation regions, respectively. For the proposed

architecture, analog parameters like  $g_m$  and TGF enhanced with 10-fold and 67.85%, respectively. The  $V_{EA}$  and  $A_V$  show improved results for the modified configuration, with 2-folds and 3-folds, respectively. These factors are compared with the conventional MOSFET which is why the modified configuration shows a multiple fold improvement but when these results are compared to the conventional NCFET, these shows almost 30 to 40 % increment as discussed in Chapter 4.

Furthermore, RF performance parameters like GBP and GFP increased by a factor of 8 and 31, respectively. The TFP is enhanced by tenfold, and the GTFP improves by 30-fold for the FE-MOSFET structure. For the modified architecture, the unity gain frequency is increased by sevenfold. Furthermore, from the noise margin parameters, it is concluded that the transition range for the proposed device structure is better than the conventional MOSFET structure, as  $NM_L$  and  $NM_H$  are improved by 27.09% and 24.81%. So, with better NM and TR, the FE-MOSFET-based inverter is a better option for digital applications. Thus, from the above results and discussion, the proposed device structure of FE-MOSFET can be considered an alternate choice for designing analog and RF circuit devices.

After thoroughly examining the FE-MOSFET's analog and RF characteristics, solving the reliability issues related to this suggested device is critical. Therefore, the following chapter's main focus will be investigating the ferroelectric material's Density Functional Theory (DFT) characteristics and how its negative capacitance affects the conventional MOSFET characteristics when used in the gate stack to ensure the device's reliability.

### 3.7 REFERENCES

- [1] Q. Xie, C.-J. Lee, J. Xu, C. Wann, J.Y.-C. Sun, and Y. Taur, "Comprehensive analysis of short-channel effects in ultrathin SOI MOSFETs," *IEEE Transactions on Electron Devices*, vol. 60, no. 6, pp. 1814-1819, 2013.
- [2] D. Y. Jeon, S. J. Park, M. Mouis, S. Barraud, G. T. Kim, and G. Ghibaudo, "Low-temperature electrical characterization of junctionless transistors," *Solid State Electron*, vol. 80, pp. 135–141, 2013.
- [3] A. Kumar, N. Gupta, and R. Chaujar, "TCAD RF performance investigation of transparent gate recessed channel MOSFET," *Microelectronics Journal*, vol. 49, pp. 36–42, 2016.
- [4] R. T. Doria, M. A. Pavanello, C. W. Lee, I. Ferain, N. D. Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti, and J. P. Colinge, "Analog operation and harmonic distortion temperature dependence of nMOS Junctionless transistors," *ECS Transactions*, vol. 31, no. 1, pp. 13–20, 2010.
- [5] J. P. Colinge, C. W. Lee, A. Afzalain, N. D. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A. M. Kelleher, B. McCarthy, and R. Murphy, "Nanowire transistors without junctions," *Nature Nanotechnology*, vol. 5, pp. 225–229, 2010.
- [6] B. Awadhiya, P. N. Kondekar, S. Yadav, and P. Upadhyay, "Insight into threshold voltage and drain induced barrier lowering in negative capacitance field effect transistor," *Transactions on Electrical and Electronic Materials*, vol. 22, pp. 267-273, 2021.
- [7] S. Salahuddin, and S. Datta, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," *Nano Letters*, vol. 8, pp. 405–410, 2008.
- [8] R.M. Barsan, "Analysis and modeling of dual-gate MOSFET's," *IEEE Transactions on Electron Devices*, vol. 28, no. 5, pp. 523-534, 1981.
- [9] S. H. Lo, D. A. Buchanan, Y. Taur, W. Wang, "Quantum mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's," *IEEE Electron Device Letters*, vol. 18, pp. 209–211, 1997.
- [10] G. Ribes, J. Mitard, M. Denais, S. Bruyere, F. Monsieur, C. Parthasarathy, E. Vincent, G. Ghibaudo, "Review on high-k dielectrics reliability issues," *IEEE*

- Transactions on Device and Materials Reliability*, vol. 5, no. 1, pp. 5-19, 2005.
- [11] J. Robertson, "High dielectric constant oxides," *The European Physical Journal Applied Physics*, vol. 28, no. 3, pp. 265–291, 2004.
- [12] R. Mann, R. Chaujar, "TCAD investigation of ferroelectric based substrate MOSFET for digital application," *Silicon*, vol. 14, pp. 5075–5084, 2022.
- [13] M. Ruff, H. Mitlehner, R. Helbig, "SiC devices: physics and numerical simulation," *IEEE Transactions on Electron Devices*, vol. 41, pp. 1040–1054, 1994.
- [14] F. Schwierz, "An electron mobility model for wurtzite GaN." *Solid-State Electronics*, vol. 49, pp. 889–895, 2005.
- [15] H. J. Kim, M. H. Park, Y. J. Kim, Y. H. Lee, T. Moon, K. Do Kim, S. D. Hyun, C. S. Hwang, "A study on the wake-up effect of ferroelectric  $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$  films by pulse-switching measurement," *Nanoscale*, vol. 8, pp. 1383–1389, 2016.
- [16] S. Reggiani, E. Gnani, M. Rudan et. al. "Measurement and Modeling of the Electron Impact-Ionization Coefficient in Silicon Up to Very High Temperatures," *IEEE Transactions on Electron Devices*, vol. 52, pp. 2290-2299, 2005.
- [17] A. O. Conde, O. L. López, E. G. Domínguez, F. J. G. Sánchez, "A rigorous Fermi-Dirac statistics-based MOSFET channel surface potential equation using polylogarithms," *Solid-State Electronics*, Vol. 199, pp. 108507, 2023.
- [18] G. Roy, F. A. Lema, A. R. Brown, S. Roy, A. Asenov, "Simulation of combined sources of intrinsic parameter fluctuations in a 'real' 35 nm MOSFET," *European Solid-State Device Research Conference 2005*, pp. 337–340, 2005.
- [19] S.N. Choi, S.E. Moon, and S.M. Yoon, "Impact of oxide gate electrode for ferroelectric field-effect transistors with metal-ferroelectric-metal-insulator-semiconductor gate stack using undoped  $\text{HfO}_2$  thin films prepared by atomic layer deposition," *Nanotechnology*, vol. 32, 085709, 2021.
- [20] K. P. Pradhan, S. K. Mohapatra, P. K. Sahu, D. K. Behera, "Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET," *Microelectronics Journal*, vol. 45, pp. 144–151, 2014.
- [21] A. Kumar, M. M. Tripathi, R. Chaujar, "Comprehensive analysis of sub-20 nm black phosphorus-based junctionless-recessed channel MOSFET for analog/RF applications," *Superlattices and Microstructures*, vol. 116, pp. 171–180, 2018.
- [22] K. P. Pradhan, S. K. Mohapatra, P. K. Sahu, D. K. Behera, "Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET," *Microelectronics Journal*, vol. 45, pp. 144–151, 2014.

- [23] B. Jena, S. Dash, S. R. Routray, G. P. Mishra, "Inner-gate-engineered GAA MOSFET to enhance the electrostatic integrity," *Nano*, vol.14, pp. 1–8, 2019.
- [24] V. Narendar, K. A. Girdhardas, "Surface potential modeling of Graded-Channel gate-stack (GCGS) high-K dielectric dual-material double-gate (DMDG) MOSFET and analog/RF performance study," *Silicon*, vol. 10, pp. 2865–2875, 2018.
- [25] S. R. Suddapalli, B. R. Nistala, "The analog/RF performance of a strained-Si graded-channel dual-material double-gate MOSFET with interface charges," *Journal of Computational Electronics*, vol. 20, pp. 492–502, 2021.
- [26] J. Madan, R. S. Gupta, R. Chaujar, "Performance investigation of heterogeneous gate dielectric-gate metal engineered–gate all around-tunnel FET for RF applications," *Microsystem Technologies*, vol. 23, pp. 4081–4090, 2017.
- [27] J. Madan, R. Chaujar, "Numerical simulation of  $N^+$  source pocket PIN-GAA-Tunnel FET: Impact of interface trap charges and temperature," *IEEE Transactions on Electron Devices*, vol. 64, pp. 1482–1488, 2017.
- [28] P. Malik, R. S. Gupta, R. Chaujar, M. Gupta, "AC analysis of nanoscale GME-TRC MOSFET for microwave and RF applications," *Microelectronic Reliability*, vol. 52, pp. 151–158, 2012.
- [29] S. K. Mohapatra, K. P. Pradhan, L. Artola, P. K. Sahu, "Estimation of analog/RF figures-of-merit using device design engineering in gate stack double gate MOSFET," *Materials Science and Semiconductor Processing*, vol. 31, pp. 455–462, 2015.
- [30] B. Kumar, R. Chaujar, "TCAD temperature analysis of gate stack gate all around (GS-GAA) FinFET for improved RF and wireless performance," *Silicon*, vol. 13, no. 1, pp.1-13, 2021.
- [31] A. Kumar, M. M. Tripathi, R. Chaujar, "Investigation of parasitic capacitances of  $In_2O_5Sn$  gate electrode recessed channel MOSFET for ULSI switching applications," *Microsystem Technologies*, vol. 23, pp. 5867–5874, 2017.
- [32] N. Singh, R. Pandey, "Design of 28 nm GAAFET and its digital applications," *International Journal of Advanced Science and Technology*, vol. 29, pp. 14074 – 14088, 2020.
- [33] H. Lee, L.E. Yu, S.W. Ryu, J.W. Han, K. Jeon, D.Y. Jang, K.H. Kim, J. Lee, J.H. Kim, S.C. Jeon, J.S. Oh, Y.C. Park, W.H. Bae, H.M. Lee, J.M. Yang, J.J. Yoo, S.I. Kim, and Y.K. Choi, "Sub-5nm all-around gate FinFET for ultimate scaling,"

- Digest of Technical Papers - Symposium on VLSI Technology*, vol. 25, no. 9, pp. 58-59, 2006.
- [34] S.N. Choi, S.E. Moon, and S.M. Yoon, "Impact of oxide gate electrode for ferroelectric field-effect transistors with metal-ferroelectric-metal-insulator-semiconductor gate stack using undoped HfO<sub>2</sub> thin films prepared by atomic layer deposition," *Nanotechnology*, vol. 32, 085709, 2021.
- [35] V. Narendar and K.A. Girdhardas, "Surface potential modeling of graded-channel gate-stack (GCGS) high-k dielectric dual-material double-gate (DMDG) MOSFET and analog/RF performance study," *Silicon*, vol. 10, no. 6, pp. 2865-2875, 2018.
- [36] S.I. Amin and R.K. Sarin, "Charge-plasma based dual-material and gate-stacked architecture of junctionless transistor for enhanced analog performance," *Superlattices and Microstructures*, vol. 88, pp. 582-590, 2015.
- [37] P. Malik, R.S. Gupta, R. Chaujar, and M. Gupta, "AC analysis of nanoscale GME-TRC MOSFET for microwave and RF applications," *Microelectronics Reliability*, vol. 52, no. 1, pp. 151-158, 2012.
- [38] Y. Shimizu, G.C. Kim, B. Murakami, K. Ueda, Y. Utsurogi, S. Cha, T. Matsuoka, and K. Taniguchi, "Drain current response delay of FD-SOI MOSFETs in RF operation," *IEICE Electronics Express*, vol. 1, no. 16, pp. 518-522, 2004.
- [39] A. Kumar, M.M. Tripathi, and R. Chaujar, "Comprehensive analysis of sub-20 nm black phosphorus based junctionless-recessed channel MOSFET for analog/RF applications," *Superlattices and Microstructures*, vol. 116, pp. 171-180, 2018.
- [40] N. Gupta, A. Jain, and A. Kumar, "20 nm GAA-GaN/Al<sub>2</sub>O<sub>3</sub> nanowire MOSFET for improved analog/linearity performance metrics and suppressed distortion," *Applied Physics A - Materials Science & Processing*, vol. 127, pp. 1-9, 2021.

# 4

## CHAPTER

### ***DFT-based Atomic Calculation of Si-HfO<sub>2</sub> and impact of Negative Capacitance on Analog/RF, and VTC parameters of MOSFET***

---

- ❖ *This chapter discusses the DFT-based analysis for Si-HfO<sub>2</sub> as a ferroelectric and the effect of its negative capacitance on SCEs, analog and RF performance of MOSFET, and its digital application.*
  - ❖ *It is found that the switching ratio of the Modified NCFET increased almost eleven times, thereby improving the analog performance in terms of transconductance, transconductance generation factor, intrinsic gain, and early voltage, maximum frequency of oscillation compared to conventional MOSFET.*
  - ❖ *It is also analyzed that the proposed device with a ferroelectric layer in the gate stack and hafnium oxide as buried oxide exhibits the most improved static performance compared to the conventional MOSFET configuration.*
  - ❖ *Also, the inverter-based parameters like NM ratio and transition region are improved in the case of a Modified NCFET-based inverter.*
  - ❖ *Consequently, the proposed NCFET device with a ferroelectric layer in the gate stack and HfO<sub>2</sub> as buried oxide would be an attractive solution for low-power and high-performance CMOS circuits*
-

## 4.1 INTRODUCTION

The evolution of semiconductor technology has been driven by the relentless pursuit of higher performance, lower power consumption, and increased device density. In this context, the comparison between buried oxide MOSFETs, particularly those based on SOI technology, and conventional bulk silicon MOSFETs is of critical importance. Buried oxide MOSFETs have emerged as a key technology in modern electronics, offering a range of benefits that address many of the challenges conventional MOSFETs face, especially as device dimensions continue to shrink following Moore's Law [1-4].

The fundamental difference between buried oxide MOSFETs and conventional MOSFETs lies in their structural composition. Conventional MOSFETs are built on bulk silicon substrates, where the active device region is formed directly on the silicon wafer. In contrast, buried oxide MOSFETs are typically constructed using SOI technology, where a thin layer of silicon is separated from the bulk substrate by a buried oxide layer (BOX). This structural difference has profound implications for the electrical and physical characteristics of the devices. The presence of the buried oxide layer in SOI-MOSFETs introduces a range of benefits that enhance device performance, reduce power consumption, and improve isolation, among other advantages [5-9]. These benefits are particularly evident in the context of the challenges posed by device scaling.

One of the most significant advantages of buried oxide MOSFETs is the reduction in parasitic capacitance. In conventional MOSFETs, the active device region is directly in contact with the bulk silicon substrate, leading to capacitance between the source/drain and the substrate. This parasitic capacitance is a major contributor to power consumption and signal delay, particularly as device dimensions shrink. In buried oxide MOSFETs, the BOX layer serves as an insulator between the active silicon layer and the substrate, significantly

reducing parasitic capacitance. This reduction in capacitance translates into several performance benefits. With lower capacitance, the time required to charge and discharge the device during switching operations is reduced, leading to faster signal propagation and higher operating frequencies. This is particularly beneficial in high-speed digital circuits and RF applications, where speed is a critical parameter. Reduced parasitic capacitance also leads to lower dynamic power dissipation. In digital circuits, dynamic power consumption is directly proportional to capacitance, the square of the supply voltage, and the switching frequency. By reducing the capacitance, buried oxide MOSFETs achieve lower power consumption, which is crucial for battery-powered devices and energy-efficient systems. Also, Lowering the subthreshold swing (SS) in BOX-assisted GS-NCFET reduces heat dissipation primarily by improving energy efficiency and reducing power consumption in the following ways: In traditional MOSFETs, reducing SS allows transistors to switch ON at lower voltages. Since dynamic power dissipation ( $P_{\text{dyn}} = \alpha C V_D^2$ ), a lower operating voltage significantly decreases power dissipation. Less power means less heat generation, leading to better thermal management and reduced leakage current lowers standby power. A lower SS means the transistor switches off more sharply, reducing leakage current and since leakage power is  $P_{\text{leak}} = V_D \times I_{\text{leak}}$ , lowering leakage current reduces static power dissipation. This is particularly crucial for low-power applications like IoT and mobile devices. Another advantage of using BOX is to reduced switching losses. The energy loss per switching cycle is given by  $E = \frac{1}{2} C V_D^2$ . Lowering  $V_D$  means each switching event consumes less energy, reducing the heat generated during fast transitions in high-frequency circuits. Also, due to the use of ferroelectric material in gate stack enhanced thermal stability of GS-NCFET. In NCFETs, the ferroelectric layer helps stabilize the transistor operation, reducing short-channel effects (SCE). This leads to better electrostatic control, preventing excessive heat buildup due to SCE-related leakage currents. So, the combination

of BOX and ferroelectric layer in GS-NCFET maintains the balance between the operating speed and heat dissipation of the device.

Another key advantage of buried oxide MOSFETs is the superior electrical isolation provided by the BOX layer. In conventional MOSFETs, the active device region is in close proximity to the bulk silicon substrate, which can lead to unwanted interactions between adjacent devices. These interactions, often referred to as crosstalk, can degrade signal integrity and lead to errors in digital circuits. The BOX layer in buried oxide MOSFETs provides a high degree of electrical isolation between the active device region and the substrate. This isolation minimizes crosstalk and other forms of interference, leading to several benefits.

As MOSFETs are scaled down to smaller dimensions, they become increasingly susceptible to short-channel effects (SCEs) [10]. These effects, which include Drain-Induced Barrier Lowering (DIBL) and threshold voltage roll-off, are a major challenge in conventional MOSFETs. SCEs arise due to the proximity of the source and drain regions in short-channel devices, weakening the control that the gate exerts over the channel. Buried oxide MOSFETs, particularly those based on SOI technology, offer superior control over the channel region, mitigating the impact of short-channel effects. The combination of reduced parasitic capacitance, superior electrical isolation, and better control over short-channel effects positions buried oxide MOSFETs as a key technology for the next generation of electronic devices. However, as with any technology, continued innovation and development will be necessary to overcome the challenges associated with scaling and thermal management, ensuring that buried oxide MOSFETs remain at the forefront of semiconductor technology for years to come [11].


On the other hand, a Negative Capacitance Field-Effect Transistor (NCFET) is an advanced type of transistor that leverages the unique properties of ferroelectric materials to

achieve superior performance, particularly in terms of power efficiency and scalability. In a conventional FET, the subthreshold swing, which governs the relationship between the gate voltage and the drain current, is limited to 60 mV/decade at room temperature as discussed in **Chapter 1**. This limit hinders further reduction in operating voltage and power consumption. NCFETs overcome this limitation by incorporating a ferroelectric layer into the transistor's gate stack. This layer exhibits negative capacitance, where the voltage across the ferroelectric material decreases as the charge increases. This amplifies the gate voltage effectively, allowing the transistor to switch at a lower voltage, thus reducing power consumption. The benefits of NCFETs include improved energy efficiency, enabling lower power operation without compromising performance. They are particularly promising for applications in low-power electronics, such as mobile devices and IoT, and for extending Moore's Law by facilitating the scaling of transistors to smaller dimensions [12-15]. The integration of negative capacitance into FETs represents a significant step forward in transistor technology, offering a path to more energy-efficient and powerful electronic devices [16].

By considering the above advantages of BOX and NCFETs, firstly, the density-functional theory (DFT) is done for the Silicon-Hafnium Oxide (Si-HfO<sub>2</sub>) with different concentrations of silicon. And further by the use of Si-HfO<sub>2</sub> as a ferroelectric layer in the gate stack and a high-k dielectric layer of HfO<sub>2</sub> as BOX, we created an NCFET structure with BOX called Modified NCFET. The following outline constitutes this chapter's structure: The second section of this chapter provides the device structure of Modified NCFET discussed with computational models that were applied throughout this study. In the second section of this chapter, an overview of the DFT analysis of HfO<sub>2</sub>, 1-Si-HfO<sub>2</sub>, and 2-Si-HfO<sub>2</sub> along with the structural parameters and DFT parameters like Bandstructure, Projected Density of States (PDOS) is discussed. In the following section of the chapter, the simulation methodology for

device architecture in VISUAL TCAD of the suggested device will be discussed. The later part of the chapter discusses the results obtained through simulation. Results include the effect of BOX and negative capacitance of Si-HfO<sub>2</sub>; these factors affect the electrical and RF performance of E-mode conventional MOSFET parameters. The conclusion of the chapter is presented in the final part of the chapter's summary.

## 4.2 DEVICE DESIGN AND PHYSICAL MODELS



**Figure 4.1:** Proposed Modified NCFET structure with Si-HfO<sub>2</sub> ferroelectric material and HfO<sub>2</sub> as BOX with equivalent capacitance model [17].

**Figure 4.1** represents the proposed Modified NCFET structure with Si-HfO<sub>2</sub> ferroelectric material and HfO<sub>2</sub> as BOX and its equivalent circuits. In device simulation, the parameters are often determined using a hit-and-trial method, where initial values are estimated based on fabrication data, empirical models, or past designs, then iteratively adjusted to match desired performance. This approach involves running multiple simulations with different sets of parameters, such as threshold voltage, mobility, oxide capacitance, and channel length modulation, while comparing the results against measured or expected device characteristics. The adjustments continue until the simulated behavior closely aligns with

experimental results or design specifications. This iterative process helps refine the model for accuracy, especially when dealing with short-channel effects, leakage currents, and other non-idealities that are difficult to predict analytically. For a fair comparison, the parameters such as device size, doping profiles, gate work function, etc., are maintained constant for both devices. The distinction is that while SiO<sub>2</sub> is the gate oxide utilized in the other device, Si-HfO<sub>2</sub> and SiO<sub>2</sub> ( $k = 3.9$ ) are considered equally as the part of gate stack in the Modified NCFET device. Additionally, a layer of HfO<sub>2</sub> ( $k=25$ ) as a buried oxide with thicknesses of 20 nm is employed in the substrate region. The device's gate length ( $L_g$ ) is 25 nm, while the S/D regions' ( $L_{S/D}$ ) fixed length is 10 nm. Both devices maintain a constant  $t_{ox}$  of 1 nm. P-type doping species are equally doped throughout the substrate region. With n-type Gaussian doping, the doping concentration in the source/drain areas ( $N_{S/D}$ ) is  $1 \times 10^{20} \text{ cm}^{-3}$ , whereas in the channel region ( $N_{ch}$ ) it is  $1 \times 10^{17} \text{ cm}^{-3}$ .

**Table 4.1: Different device configurations used for simulation.**

Parameter	Unit	Conventional MOSFET	Modified NCFET
$L_g$	nm	25	25
$L_{S/D}$	nm	10	10
$T_{ox}$	nm	1	1
$T_{FE}$	nm	0	2.5
$T_{high-K}$	nm	0	20
$N_{S/D}$	$\text{cm}^{-3}$	$1 \times 10^{20}$	$1 \times 10^{20}$
$N_{ch}$	$\text{cm}^{-3}$	$1 \times 10^{17}$	$1 \times 10^{17}$
$\Phi_m$	eV	4.5(N-Poly-Si)	4.5 (N-Poly-Si)

The ion-implantation method, a very high-temperature annealing procedure, is used to construct the source and drain region. Metal would melt if it were used as a gate. One of the reasons offered to support the use of polysilicon over metal is its greater melting point. The gate N-Poly-Silicon (N-Poly-Si) has a work function ( $\phi_m$ ) of 4.50 eV. It is used because

of its high purity, low resistivity, low thermal stability, and compatibility with CMOS processing. The temperature (T) is maintained at 300 K, and gate-source voltage ( $V_{gs}$ ) and drain-source voltage ( $V_{ds}$ ) are altered from 0 V to 1.0 V and 0 V to 0.5 V, respectively. In Table 3.1, all the device parameters are tabulated.

Also, silicon material is used as the substrate region for both devices. The following factors make single-crystal silicon a better device substrate material: Its melting temperature is extremely high, approximately 1400 °C. Its Young's modulus is comparable to steel's (about 200 GPa), as light as aluminum, and has excellent mechanical stability. Its thermal expansion coefficient is lower than steel and aluminum; its melting point is about double that of aluminum, and its production procedures utilizing silicon substrates are advanced and well-established.




Figure 4.2: Flowchart for the simulation methodology in COGENDA VISUAL TCAD [17].

For the simulation of any semiconductor device, the drift-diffusion (DD) model is widely used and this DD model can be achieved by assuming the various approximations extracted from the hydrodynamic model such as the speed of light is much faster than the speed of charge carriers, collisions are assumed to be elastic collisions and during collisions, band-

gap does not change, degeneration of carriers can be neglected, etc. other more improvements have been done in this DD model which makes it complex but allows it to deal with the real problems. The flowchart of the simulation methodology is shown in **Figure 4.2**. VISUAL TCAD device simulator uses the level 1 drift-diffusion model (DDML1) with constant lattice temperature to solve any procedure. The primary function of DDML1 is to solve the basic electron and hole continuity equations along with Poisson's equations:

$$\nabla \cdot \epsilon \nabla \Psi = -q(p - n + N_D^+ - N_A^-) \quad (4.1)$$

Where  $\Psi$  is the electrostatic potential of vacuum level, the concentration of electron and hole is noted by  $n$  and  $p$ , respectively,  $N_D^+$  and  $N_A^-$  defines the ionized impurity concentrations and  $q$  is the electron charge magnitude. If  $\chi$  defines the electron affinity,  $\Delta E_c$  and  $\Delta E_v$  notes the shift in bandgap due to mechanical strain or heavy doping, and the bandgap of the semiconductor is denoted by  $E_g$ . Then, the relation of vacuum level  $\Psi$  with the conduction level  $E_c$  and valence level  $E_v$  is given as

$$E_c = -q\Psi - \chi - \Delta E_c \quad (4.2)$$

$$E_v = E_c - E_g + \Delta E_v \quad (4.3)$$

Further, the intrinsic fermi potential  $\Psi_{intrinsic}$  and vacuum level  $\Psi$  are connected by the relation given as

$$\Psi = \Psi_{intrinsic} - \frac{\chi}{q} - \frac{E_g}{2q} - \frac{k_b T}{2q} \ln \left( \frac{N_c}{N_v} \right) \quad (4.4)$$

In the Genius code, the energy reference 0 eV is taken as the intrinsic Fermi level of the equilibrium state. Continuity equations for electrons and holes are defined as if  $U$  is the recombination rate and  $G$  is the generation rate for both electrons and holes.

$$\frac{\partial n}{\partial t} = \frac{1}{q} \nabla \cdot J_n - (U - G) \quad (4.5)$$

$$\frac{\partial p}{\partial t} = -\frac{1}{q} \nabla \cdot J_p - (U - G) \quad (4.6)$$

Where  $J_n$  and  $J_p$  are vector quantities and defined as the electron and hole current densities respectively and expressed as

$$J_n = q\mu_n n E_n + qD_n \nabla n \quad (4.7)$$

$$J_p = q\mu_p p E_p + qD_p \nabla p \quad (4.8)$$

Where  $\mu_n$  and  $\mu_p$  are mobilities of electrons and holes respectively.  $D_n (= \frac{k_b T}{q} \mu_n)$  and  $D_p (= \frac{k_b T}{q} \mu_p)$  are the diffusion constants for electron and hole, respectively.  $E_n$  and  $E_p$  are the effective driving electrical field for electrons and holes and are vector quantities given as

$$E_n = \frac{1}{q} \nabla E_c - \frac{k_b T}{q} \nabla (\ln(N_c) - \ln(T^{3/2})) \quad (4.9)$$

$$E_p = \frac{1}{q} \nabla E_v + \frac{k_b T}{q} \nabla (\ln(N_v) - \ln(T^{3/2})) \quad (4.10)$$

By using the given values in the above expressions and combining these with Poisson's equations, we obtained the basic equations for DDML1 as follows:

$$\frac{\partial n}{\partial t} = \nabla \cdot (\mu_n n E_n + \mu_n \frac{k_b T}{q} \nabla n) - (U - G) \quad (4.11)$$

$$\frac{\partial p}{\partial t} = -\nabla \cdot (\mu_p p E_p - \mu_p \frac{k_b T}{q} \nabla p) - (U - G) \quad (4.12)$$


$$\nabla \cdot \epsilon \nabla \Psi = -q(p - n + N_D^+ - N_A^-) \quad (4.13)$$

Equations from Equation (4.1-3.13) are referred to from the VISUAL TCAD simulator manual [18].

### 4.3 RESULTS AND DISCUSSION

#### 4.3.1 DFT-based Atomic Calculation of Hafnium Oxide ( $\text{HfO}_2$ )


$\text{HfO}_2$  is a high-k dielectric ( $k=25$ ) material with a high bandgap, but when the Hafnium (Hf) atom is replaced with the silicon atom by chemical vapor deposition, it revises its electrical properties. Some of these properties are studied by DFT-based calculation of silicon-doped hafnium oxide using the quantum Atomistic Tool Kit (ATK) simulator. In this work, the authors studied the behavior of  $\text{HfO}_2$  with a 1-silicon atom and with a 2-silicon atom in terms of its band structure, and projected density of states (PDOS) [19-21]. A simple cubic structure of  $\text{HfO}_2$  is taken for calculation and doping of silicon atom is done by replacing one and two hafnium atoms in SC- $\text{HfO}_2$  as shown in **Figure 4.3** and the band structure of these three configurations that is undoped  $\text{HfO}_2$ ,  $\text{HfO}_2$  doped with 1 Si-atom, and  $\text{HfO}_2$  doped with 2 Si-atom is explained in same **Figure 4.3**.



**Figure 4.3:** The band structure corresponds to (a)  $\text{HfO}_2$ , (b) 1 Si-atom  $\text{HfO}_2$ , and (c) 2 Si-atom  $\text{HfO}_2$  [17].

From **Figure 4.3**, it is clear that replacing the Hf-atom with Si-atom reduces the bandgap between the conduction band and valence band which is one of the reasons for using the hafnium oxide as ferroelectric. The bandgap for  $\text{HfO}_2$  is 2.81 eV,  $\text{HfO}_2$  with 1 Si-atom is 1.76eV and reduced to 0.35eV when 2 Si-atom is replaced with an Hf atom.

Further, **Figure 4.4** shows the PDOS for all three configurations. PDOS corresponds to every spin up and spin down configuration which shows the chances of electrons to transfer from VB to CB so that the polarization and charge transfer increases. The highest projected DOS is for the  $\text{HfO}_2$  with 2 Si-atom. PDOS gives the projection of a particular orbital of a particular atom on the density of states. So, if you sum over all the projections, you will have the total density of state, or simply, the DOS. PDOS is related to how the energy states are distributed.



**Figure 4.4:** The Projected DOS concerning the energy for different configurations of  $\text{HfO}_2$  [17].

### 4.3.2 Voltage Amplification and SCEs in Modified NCFET over MOSFET

Due to the voltage amplification factor in the NCFET structure that is provided by the FE material layer in the gate stack. As we apply the gate-source voltage to turn on the device, there are screening charges ( $\sigma$ ) and polarization charges ( $P$ ) as in **Figure 4.5(a)**. They arrange themselves according to the applied voltage.




Figure 4.5: The voltage amplification process occurs in the gate stack of NCFET (a) Applied Gate voltage (b) charges in the ferroelectric capacitor (c) negative voltage drop across ferroelectric material (d) voltage amplification in NCFET [17].

The time in which screening charges arrange themselves ( $T_\sigma$ ) is much less than the polarization switching time ( $T_P$ ) shown in **Figure 4.5(b)**, hence the total net voltage drop across the ferroelectric material is negative shown in **Figure 4.5(c)** which results in the voltage amplification in NCFET shown in **Figure 4.5(d)**. **Figure 4.6** shows the transfer

characteristic of conventional MOSFET and the Modified NCFET structure in linear and logarithmic scales. The linear curves show the high  $I_{ON}$  for the Modified structure of NCFET due to its negative capacitance phenomenon when compared to the conventional MOSFET. In the logarithmic scale, we can see that the OFF-current or leakage current is almost comparable for both devices which means the switching ratio ( $I_{ON}/I_{OFF}$ ) becomes high for the Modified NCFET structure [21].





Figure 4.6: Transfer characteristic comparison of conventional MOSFET and Modified NCFET in linear and logarithmic scale [17].

Now talking about the threshold voltage which is the needed voltage to turn on the device, and here for the work, it's less for the Modified NCFET structure than the conventional MOSFET structure shown in **Figure 4.7(a)**. Further, the critical SCE is the subthreshold swing value discussed in **Chapter 1**. In this study, we discussed the SS value according to Equation (4.14) we found that the SS value approaches the Boltzmann tranny limit which is 60 mV/dec. The SS value of Modified NCFET is reduced by 8.92% when compared with the conventional MOSFET plotted in **Figure 4.7(a)**. Furthermore, another SCE is DIBL which is responsible for the reduction of threshold voltage and higher leakage current at higher drain bias. When the biasing increases at the drain end, it starts interacting

with the channel region and the source end which results in lower barrier potential and gives the electrons an easy path to travel through the channel.



**Figure 4.7:** Comparison of (a)  $V_{th}$  and SS, (b) DIBL comparison of conventional MOSFET and Modified NCFET [17].

Hence, the gate terminal loses the control over channel current. So, this effect should be decreased for better device performance. In **Figure 4.7(b)**, the calculated DIBL data is according to Equation (4.15) [22-25].

$$SS = \frac{k_B T}{q} \frac{d \log_{10} I_D}{d V_{gs}} \quad (4.14) [22]$$



$$DIBL = \frac{V_{thV_{ds}=0.9V} - V_{thV_{ds}=0.1V}}{V_{ds=0.9V} - V_{ds=0.1V}} \quad (4.15) [22]$$


The conventional MOSFET and Modified NCFET structure are shown which shows the lower DIBL value for Modified NCFET over conventional MOSFET. All the extracted values of SCEs are inserted in Table 4.2.

**Table 4.2:** Comparison of SCEs in conventional MOSFET and Modified NCFET.

Short channel effects	Unit	Conventional MOSFET	Modified NCFET
$V_{th}$	V	0.34	0.26
DIBL	mV/V	0.086	0.078
SS	mV/dec	62.84	56.00

### 4.3.3 Analog/RF metrics





**Figure 4.8:** (a) Net charge (b) potential, (c) hole, electron mobility, and electric field across the channel region of Modified NCFET structure [17].

. At  $V_{ds} = 0.5$  V and  $V_{gs} = 0.5$  V, **Figure 4.8(a)** shows the net charge across the channel of Modified NCFET. The high intensity of charges is at the source and drain ends. **Figure 4.8(b)** shows the potential across the channel region of Modified NCFET at the same conditions and it indicates that the highest potential is at the channel region in comparison to the source/drain end. **Figure 4.8(c)** shows the electron and hole mobility variation with the cutline starting from the source end and going to the drain end. Again, **Figure 4.8(c)** shows the electrical field generated across the channel region from the source end to the drain end at  $V_{ds} = 0.5$  V and  $V_{gs} = 0.5$  V. Analog parameters and inverter applications are explored in this section of the study to compare the performance of Modified NCFET and traditional MOSFET. The results are simultaneously compared. As **Figure 4.6** makes it clear the Modified NCFET has a higher drain current than the conventional MOSFET device because of the negative capacitance phenomenon in NCFET. Related to drain current, transconductance defines the input conductance which is an essential parameter for the high-performance application[26]. From **Figure 4.9(a)**, it is clear that the  $g_m$  calculated according to Equation (4.16) for the Modified NCFET is higher than the conventional

MOSFET as the ON-current for the Modified NCFET is somewhat higher than the conventional MOSFET. Also, the transconductance generation factor (TGF) which is the ratio of gain generated per unit power loss. A high value of TGF calculated from Equation (4.17) indicates a high gain with less power loss which is a valuable factor for reliable application [27-31]. The modified NCFET's TGF value is higher than that of the traditional MOSFET which shows the better device application as expressed in **Figure 4.9(a)**

$$g_m = \partial I_d / \partial V_{gs} \quad (4.16) [11,12]$$

$$TGF = g_m / I_d \quad (4.17) [11,12]$$

$$QF = g_m / SS \quad (4.18) [11,12]$$

$$g_d = \partial I_d / \partial V_{ds} \quad (4.19) [11,12]$$

$$V_{EA} = I_d / g_d \quad (4.20) [11,12]$$

$$A_v = g_m / g_d = (g_m / I_d) \times V_{EA} \quad (4.21) [11,12]$$

$$f_T = g_m / 2\pi [C_{gs} + C_{gd}] \quad (4.22) [11,12]$$

$$GFP = (g_m / g_d) \times f_T \quad (4.23) [11,12]$$

$$GTFP = (g_m / g_d) \times (g_m / I_d) \times f_T \quad (4.24) [11,12]$$


$$f_{max} = f_T / \sqrt{4R_g (g_{ds} + 2\pi f_T C_{gd})} \quad (4.25) [11,12]$$

On the other hand, the switching ratio ( $I_{ON}/I_{OFF}$ ) also increases by one decimal point in the Modified NCFET ( $1.07 \times 10^5$ ) when compared to the conventional MOSFET ( $1.64 \times 10^4$ ) calculated from **Figure 4.6**. Also, it is further improved by the use of high-k dielectric material in the substrate region. Further, there is one more essential parameter that gives the device functioning in terms of current and SS called quality factor (QF) [32-35]. QF can be expressed as in Equation (4.18). For Modified NCFET, QF is 5.3 mS-dec/mV and for conventional MOSFET its value is 0.5 mS-dec/mV which is significantly better as shown in **Figure 4.9(b)**. It is because of higher  $g_m$  in the case of Modified NCFET. Furthermore, another parameter that

connects  $g_m$  and  $I_d$  is device efficiency ( $g_m/I_d$ ) which is higher for the Modified NCFET (58.33  $V^{-1}$ ) than the conventional MOSFET (44.07  $V^{-1}$ ) expressed in **Figure 4.9(c)**. Moving to **Figure 4.9(d)**, the variation of output conductance ( $g_d$ ) according to Equation (4.19) and early voltage ( $V_{EA}$ ) according to Equation (4.20) as a function of  $V_{ds}$  is shown at  $V_{gs} = 0.5$  V.  $g_d$  and  $V_{EA}$  should be as high as possible for the gadget to have higher analog performance [33]. Because  $g_d$  measures the current driving ability of a device and  $V_{EA}$  is the source-drain resistance measurement. In this comparison work, we get these values high for the Modified NCFET structure. Further, we have the variation of cut-off frequency ( $f_T$ ) with the  $V_{gs}$  at constant  $V_{ds} = 0.5$  V in **Figure 4.9(e)**,  $f_T$  depends on the transconductance ( $g_m$ ), gate-source capacitance ( $C_{gs}$ ), and gate-drain capacitance ( $C_{gd}$ ) as formulated below in Equation (4.22).

As the  $g_m$  is high for the Modified NCFET when compared to the conventional MOSFET, we get the  $f_T$  high for the Modified NCFET according to Equation (4.22). Moreover, for the better performance of a device, the intrinsic gain ( $A_v$ ) should be high [36-38]. No matter what the bias point,  $A_v$  is a device's possible maximum voltage gain. The variation of  $A_v$  for both the device structures is shown in **Figure 4.9(e)** and it is clear that  $A_v$  for Modified NCFET is higher than conventional MOSFET according to Equation (4.21). **Figure 4.9(f)** shows the GFP and GTFP for the conventional MOSFET and Modified NCFET verifying that negative capacitance gives a better improvement to the device's performance according to Equation (4.23) and (4.24) [39-42]. **Figure 4.9(g)** despite the Maximum frequency for oscillation  $f_{max}$  for conventional MOSFET and Modified NCFET. It is higher for Modified NCFET in comparison to conventional MOSFET as the overall combination of  $g_{ds}$ ,  $f_T$ , and  $C_{gd}$  is low for the previous device in comparison to the conventional device according to Equation (4.25) [43]. All these performance parameters are tabulated in Table 4.3. In NCFETs, the variation of parameters at higher voltage values differs significantly from MOSFETs due to the presence of the ferroelectric layer, which introduces negative

capacitance (NC) effects. At lower voltages, the NC effect amplifies the gate control, reducing the subthreshold swing (SS) and improving energy efficiency. However, at higher voltages, the behavior becomes more complex due to ferroelectric domain switching, saturation effects, and increased depolarization fields. The hysteresis and non-linearity of the ferroelectric material cause greater parameter shifts, leading to variations in threshold voltage, mobility, and capacitance. In contrast, traditional MOSFETs exhibit a more predictable scaling with voltage, primarily governed by oxide capacitance and short-channel effects. Additionally, in NCFETs, increased power dissipation at higher voltages further influence device characteristics, making their parameters more sensitive compared to MOSFETs at elevated operating conditions.






Figure 4.9: Variation of (a)  $g_m$  and TGF, (b) QF and  $I_{on}/I_{off}$  ratio, (c) device efficiency, (d)  $g_d$  and  $V_{EA}$ , (e)  $f_T$  and  $A_v$ , (f)  $f_{max}$  to  $V_{gs}$  for both configurations.


Table 4.3: Summary of the analog parameter of conventional MOSFET and Modified NCFET.

Parameter	Unit	Conventional MOSFET	Modified NCFET
$I_{on}/I_{off}$	-	$1.64 \times 10^4$	$1.92 \times 10^5$
$g_m$	mS	0.11	0.71
TGF	$V^{-1}$	41.07	58.33
QF	mS-dec/mV	0.5	5.1
Device Efficiency	$V^{-1}$	43	59
$g_d$	mS	0.13	1.16
$V_{EA}$	V	3.90	4.63
$f_T$	THz	0.50	1.25
$A_v$	dB	14.18	19.92
$f_{max}$	THz	7.3	8.4

#### 4.3.4 Comparison of Conventional MOSFET-based inverter and Modified NCFET-based inverter

Combinational circuits are in high demand nowadays because of their high switching speed and their low power consumption. For better digital applications, combinational circuits are the first choice. To meet the objectives, several designs of MOSFETs are explored and the Modified NCFET is one of them. In this section of the Chapter, we discuss the voltage-transfer curve of a conventional MOSFET-based inverter and a Modified NCFET-based inverter. Firstly, **Figure 4.10(a)** shows the schematic structure of a MOSFET-based inverter. So, in this architecture, we need two types of components. One is the n-channel component and the other is the p-channel component, both are connected with the 10 nm SiO<sub>2</sub> spacer. To work as the circuit of the inverter, the components of this structure should be such that their threshold voltage is the same so that there is no break point in the working of the circuit when we change the applied voltage from -1 V to +1 V. As regular CMOS based inverter circuit,  $V_{gs} = 0$  V is the breakpoint for the circuit where the working component changes.

When  $V_{gs} = -1$  to 0 V, at that particular time, p-channel Modified NCFET works and gives the output, and when  $V_{gs} = 0$  to +1 V, then the working component is n-channel Modified NCFET. So, the threshold voltage for both components should be the same so that the complete circuit works smoothly. For matching the  $V_{th}$ , we should change the work functions of both gate contacts (Poly-Si) simultaneously. Poly-Si is used as the gate contact with 4.50 eV and 4.95 eV work functions for n-type and p-type channel components respectively. The plot for the threshold match is shown in **Figure 4.10(b)**. This architecture is presented using the COGENDA VISUAL TCAD simulator. We simulated the results for both compared device-based inverters in the form of VTC plots.



**Figure 4.10:** (a) Schematic diagram of MOS-based inverter, (b) Threshold voltage matching, (c) VTC curve for both configurations, (d) The transient curve for a Modified NCFET-based inverter [17].

Further, the transfer characteristic curves of conventional MOSFET-based inverter and Modified NCFET-based inverters are shown in **Figure 4.10(b)** to match their threshold voltage. With a dual work function metal (DWFM) integration scheme,  $V_{gs}$  varies from -1 V to +1 V at constant  $V_{ds} = 0.5$  V. The VTC comparison curve of the conventional MOSFET-based inverter and Modified NCFET-based inverter is plotted in **Figure 4.10(c)** [44]. From the plot, we can prove that the transition region (TR) for the Modified NCFET-based inverter is significantly sharper than the conventional MOSFET-based inverter which gives it better speed and fast switching.

**Noise margin calculation:** The transfer region in the VTC curve of a MOSFET-based inverter is a crucial region that plays a significant role in digital logic operation. The VTC

curve represents the relationship between the input voltage ( $V_{IN}$ ) and the output voltage ( $V_{OUT}$ ) of the inverter. The transfer region, sometimes referred to as the "active region," is the part of the VTC where the NCFET-based inverter operates as a digital logic gate, it should be low for a quick response of the circuit. On this VTC curve, there are two important critical points where the slope of this curve becomes -1. One point corresponds to logic 0 called maximum input voltage ( $V_{IL}$ ) and the other corresponds to logic 1 denoted as minimum input voltage ( $V_{IH}$ ). The threshold voltage in the case of the inverter circuit is the voltage point at which  $V_{in} = V_{out}$  or the transition voltage on the VTC curve. In these cases, the  $V_{th}$  for conventional MOSFET is 0.41 V and for Modified NCFET, it is 0.43 V. In digital logic circuits, the transfer region corresponds to the range of input voltages where the inverter properly interprets the input as either a logic high (1) or a logic low (0) output. This region is where the inverter performs its primary logic function of signal inversion. The transition region for conventional MOSFET is 0.20 V whereas, for Modified NCFET, it is 0.15 V. The transition from one logic level to another in the transfer region of the NCFET-based inverter is relatively quick. It is important for minimizing the propagation delay between the input and corresponding output curve of the FET-based digital circuits. A well-defined transfer region helps in achieving fast switching times. It is a fundamental characteristic that designers consider when designing and optimizing digital circuits to ensure proper logic operation, noise immunity, and signal integrity. The output signals should be clear from noise signals for better circuit performance. That is why we always calculate the noise margin which gives the extraction of noises from output signals. The noise margin is a crucial parameter in the design and analysis of MOSFET-based inverters and other digital logic gates. It plays a significant role in ensuring the reliability and robustness of digital circuits. And it should be as high as possible. It allows for tolerance in voltage levels so that devices with slightly different voltage levels can still interface

correctly. It is given below for low signal levels ( $NM_L$ ) and high signal levels ( $NM_H$ ) in Equation (4.26) and (4.27) [45]:

$$NM_L = V_{IL} - V_{OL} \quad (4.26) [12]$$

$$NM_H = V_{OH} - V_{IH} \quad (4.27) [12]$$

When input levels are logic 1 and logic 0, respectively,  $V_{IL}$  and  $V_{IH}$  are the minimum and maximum input voltages.

**Table 4.4: Noise margin comparison between inverters using Modified NCFETs and Conventional MOSFETs**

Parameter	Unit	Conventional MOSFET	Modified NCFET
$V_{IL}$	V	0.32	0.35
$V_{IH}$	V	0.52	0.50
$V_{OL}$	V	0.022	0.031
$V_{OH}$	V	0.83	0.82
$NM_L$	V	0.29	0.32
$NM_H$	V	0.31	0.32
TR	V	0.20	0.15

Similar to this, when output levels are logic 0 and 1, respectively,  $V_{OL}$  and  $V_{OH}$  are the minimum and maximum output voltages. The  $NM_L$  for a conventional MOSFET-based inverter is 0.29 V and 0.32 V for a Modified NCFET-based inverter. And  $NM_H$  for conventional MOSFET and Modified NCFET are 0.31 V and 0.32 V, respectively. Achieving a high noise margin in a MOSFET-based inverter is essential for designing robust digital circuits that can tolerate noise and variations in input voltage levels while maintaining reliable logic operation. A high noise margin implies that the circuit can handle noise and still provide a clear distinction between logic high and logic low levels.

Noise margin is critical for ensuring that different components and devices in a digital system can communicate effectively. It allows for tolerance in voltage levels so that devices with slightly different voltage levels can still interface correctly. Semiconductor

manufacturing processes can result in variations in device characteristics. Noise margin accounts for these process variations, making the circuit more robust and less susceptible to manufacturing-related inconsistencies. **Figure 4.10(d)** shows the transient analysis for the Modified NCFET-based inverter. The drift-diffusion method solver level 1 (DDML1) technique is used for all the simulations which are carried out at room temperature. The calculated and improved values are tabulated in Table 4.4.

## 4.4 SUMMARY

A Quantum ATK and VISUAL TCAD simulator-based insight for Si-doped HfO<sub>2</sub> NCFET using ferroelectric material is considered. Modified NCFET shows amplified results with high ON-current and a better switching ratio of  $1.7 \times 10^5$ . In addition, Modified NCFET suppresses the short channel effects like threshold voltage decreased by 23.75%, and SS reduced by 8.92% compared to conventional MOSFET. Also, the analog parameters of Modified NCFET over conventional MOSFET show improved results. The transconductance of Modified NCFET increased by 34.75% in comparison to the conventional MOSFET structure. Quality factor and device efficiency of Modified NCFET improved by three decimal points and 32.36%, respectively concerning conventional MOSFET structure. Moreover, the cut-off frequency and intrinsic gain show amplified results with 150 times increment and 40.48% results when compared to conventional MOSFET. Better analog performance parameters and reduced short channel effects make the Modified NCFET (with a high-k dielectric layer in the substrate region) an appealing candidate for digital application in place of regular MOSFET. Furthermore, when we talk about the digital applications like inverters of both these device structures, the noise margin for Modified NCFET comes out to be high when compared to the conventional MOSFET device structure. Its value is 0.32 V for Modified NCFET and 0.31 V for conventional

MOSFET structure from the VTC plot. Better analog performance parameters, reduced short channel effects, and higher noise margin make the Modified NCFET (with a high-k dielectric layer in the substrate region) an appealing candidate for digital application in place of regular MOSFET.

Following a comprehensive analysis of the analog and RF characteristics of the Modified NCFET, it is imperative to address the reliability concerns associated with this proposed device. Therefore, to ensure the device's reliability, it is crucial to explore its characteristics, taking into account the temperature variations, which will be the primary focus area of the next chapter.

## 4.5 REFERENCES

- [1] Q. Xie, C.-J. Lee, J. Xu, C. Wann, J.Y.-C. Sun, and Y. Taur, "Comprehensive analysis of short-channel effects in ultrathin SOI MOSFETs," *IEEE Transactions on Electron Devices*, vol. 60, no. 6, pp. 1814-1819, 2013.
- [2] A. Chaudhary and M.J. Kumar, "Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: A review," *IEEE Transactions on Device and Materials Reliability*, vol. 4, no. 1, pp. 99-109, 2004.
- [3] A. Kumar, N. Gupta, and R. Chaujar, "TCAD RF performance investigation of transparent gate recessed channel MOSFET," *Microelectronics Journal*, vol. 49, pp. 36-42, 2016.
- [4] X. Zhang, J. Xu, Z. Chen, Q. Wang, W. Liu, Q. Li, W. Bai, and X. Tang, "Investigation and optimization of electro-thermal performance of double gate-all-around MOSFET," *Microelectronics Journal*, vol. 129, 105540, 2022.
- [5] R.M. Barsan, "Analysis and modeling of dual-gate MOSFET's," *IEEE Transactions on Electron Devices*, vol. 28, no. 5, pp. 523-534, 1981.
- [6] A.K. Singh, M.R. Tripathy, K. Baral, and S. Jit, "Design and performance assessment of HfO<sub>2</sub>/SiO<sub>2</sub> gate stacked Ge/Si heterojunction TFET on SELBOX substrate (GSHJ-STFET)," *Silicon*, vol. 14, pp. 11847-11858, 2022.
- [7] M. Sharma, B. Kumar, and R. Chaujar, "Small signal and noise analysis of T-gate HEMT with polarization doped buffer for LNAs," *Micro and Nanostructures*, vol. 180, 207593, 2023.
- [8] B. Awadhiya, P.N. Kondekar, S. Yadav, P. Upadhyay, "Insight into threshold voltage and drain-induced barrier lowering in negative capacitance field effect transistor," *Transactions on Electrical and Electronic Materials*, vol. 22, pp. 267-273, 2020.
- [9] S. Salahuddin, S. Datta, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," *Nano Letters*, vol. 8, pp. 405-410,

- 2008.
- [10] Y. Pathak, B.D. Malhotra, R. Chaujar, "Detection of biomolecules in dielectric modulated double metal below ferroelectric layer FET with improved sensitivity," *Journal of Material Science: Material in Electronics*, vol. 33, pp. 13558–13567, 2022.
  - [11] Y. Pathak, B.D. Malhotra, R. Chaujar, "Analog/RF Performance and Effect of Temperature on Ferroelectric Layer Improved FET device with Spacer," *Silicon*, vol. 14, pp. 12269–12280, 2022.
  - [12] R. Mann, R. Chaujar, "TCAD investigation of ferroelectric based substrate MOSFET for digital application," *Silicon*, vol. 14, pp. 5075–5084, 2022.
  - [13] R. Mann, R. Chaujar, "DFT-based atomic modeling and temperature analysis on the RF and VTC curve of high-k dielectric layer-assisted NCFET," *Physica Scripta*, vol. 99, pp. 015029, 2024.
  - [14] A. Basak, A. Sarkar, "Quantum Analytical Model for Lateral Dual Gate UTBB SOI MOSFET for Analog/RF Performance," *Silicon*, vol. 13, pp. 3131–3139, 2022.
  - [15] A. Basak, A. Sarkar, "Drain Current Modeling of Asymmetric Junctionless Dual Material Double Gate MOSFET with High K Gate Stack for Analog and RF Performance," *Silicon*, vol. 14, pp. 75–86, 2022.
  - [16] B. Awadhiya, P.N. Kondekar, S. Yadav, P. Upadhyay, "Insight into threshold voltage and drain-induced barrier lowering in negative capacitance field effect transistor," *Transactions on Electrical and Electronic Materials*, vol. 22, pp. 267–273, 2021.
  - [17] R. Mann, R. Chaujar, "DFT-based Atomic Calculation of Si-doped HfO<sub>2</sub> and Effect of its Negative Capacitance on Analog/RF, and VTC Parameters of MOSFET," *Silicon* vol.16, pp. 1237–1252, 2024.
  - [18] VISUAL TCAD manual "<https://www.cogenda.com/article/VISUALTCAD>".
  - [19] Y. Lei, J. Fang, Y. Liang, Y. Zhang, L. Yan, L. Tang, X. Yang, B. Zhang, "Single-event burnout hardening evaluation with current and electric field redistribution of high voltage LDMOS transistors based on TCAD Simulations," *Microelectronics Journal*, vol. 132, pp. 105692, 2023.
  - [20] R. Car, M. Parrinello, "Unified approach for molecular dynamics and density-functional theory," *Physical Review Letters*, vol. 55, pp. 2471–2474, 1985.
  - [21] Y. Pathak, B.D. Malhotra, R. Chaujar, "DFT based atomic modeling and Analog/RF analysis of ferroelectric HfO<sub>2</sub> based improved FET device," *Physica Scripta*, vol. 98, pp. 085933, 2023.
  - [22] G. Pahwa, A. Agarwal, Y.S. Chauhan, "Numerical Investigation of Short Channel Effects in Negative Capacitance MFIS and MFMIS Transistors: Subthreshold Behavior," *IEEE Transactions on Electron Devices*, vol. 65, pp. 5130–5136, 2018.
  - [23] M. Sharma, B. Kumar, and R. Chaujar, "Polarization induced doping and high-k passivation engineering on T-gate MOS-HEMT for improved RF/microwave performance," *Materials Science and Engineering: B*, vol. 290, 116298, 2023.
  - [24] C.-Y. Chang, C.-H. Chang, C.-H. Hou, K.-L. Lin, K.-Y. Lee, X.-F. Yu, and C.-O. Chui, "Semiconductor devices, Finfet devices and methods of forming the same," U.S. Patent App 15/876,223, 2019.

- 
- [25] Y.C. Huang, M.H. Chiang, S.J. Wang, and J.G. Fossum, "GAAFET versus pragmatic FinFET at the 5nm Si-based CMOS technology node," *IEEE Journal of the Electron Devices Society*, vol. 5, no. 3, pp. 164-169, 2017.
  - [26] N. Gupta and R. Chaujar, "Optimization of high-k and gate metal work function for improved analog and intermodulation performance of gate stack (GS)-GEWE-SiNW MOSFET," *Superlattices and Microstructures*, vol. 97, pp. 630-641, 2016.
  - [27] A. Kerber, E. Cartier, L. Pantisano, R. Degraeve, T. Kauerauf, Y. Kim, A. Hou, G. Groeseneken, and H.E. Maes, "Origin of the threshold voltage instability in SiO<sub>2</sub>/HfO<sub>2</sub> dual layer gate dielectrics," *IEEE Electron Device Letters*, vol. 24, no. 2, pp. 87-89, 2003.
  - [28] K. Onishi, C.S. Kang, R. Choi, H.J. Cho, S. Gopalan, R.E. Nieh, S.A. Krishnan, and J.C. Lee, "Improvement of surface carrier mobility of HfO<sub>2</sub> MOSFETs by high-temperature forming gas annealing," *IEEE Transactions on Electron Devices*, vol. 50, no. 2, pp. 384-390, 2003.
  - [29] J.P. Colinge, C.W. Lee, A. Afzalilian, N.D. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A.M. Kelleher, B. McCarthy, and R. Murphy, "Nanowire transistors without junctions," *Nature Nanotechnology*, vol. 5, no. 3, pp. 225-229, 2010.
  - [30] C.W. Lee, I. Ferain, A. Afzalilian, R. Yan, N.D. Akhavan, P. Razavi, and J.P. Colinge, "Performance estimation of junctionless multigate transistors," *Solid State Electronics*, vol. 54, pp. 97-103, 2010.
  - [31] N. Trivedi, M. Kumar, M. Gupta, S. Halder, S.S. Deswal, and R.S. Gupta, "Investigation of analog/RF performance of high-k spacer junctionless accumulation-mode cylindrical gate all around (JLAM-CGAA) MOSFET," *IEEE Uttar Pradesh Section International Conference on Electrical, Computer and Electronics Engineering (UPCON)*, pp. 201-205, 2016.
  - [32] J.P. Raskin, T.M. Chung, V. Kilchytska, D. Lederer, and D. Flandre, "Analog/RF performance of multiple gate SOI devices: Wideband simulations and characterization," *IEEE Transactions on Electron Devices*, vol. 53, no. 5, pp. 1088-1095, 2006.
  - [33] B. Kumar and R. Chaujar, "Fin aspect ratio optimization of novel junctionless gate stack gate all around (GS-GAA) FinFET for Analog/RF applications," *Microelectronics, Circuits, and Systems. Lecture Notes in Electrical Engineering*, vol. 755, pp. 59-67, 2021.
  - [34] S.A. Vitale, J. Kedzierski, P. Healey, P.W. Wyatt, and C.L. Keast, "Work-function-tuned TiN metal gate FDSOI transistors for subthreshold operation," *IEEE Transactions on Electron Devices*, vol. 58, no. 2, pp. 419-426, 2011.
  - [35] S.N. Choi, S.E. Moon, and S.M. Yoon, "Impact of oxide gate electrode for ferroelectric field-effect transistors with metal-ferroelectric-metal-insulator-semiconductor gate stack using undoped HfO<sub>2</sub> thin films prepared by atomic layer deposition," *Nanotechnology*, vol. 32, 085709, 2021.
  - [36] V. Narendar and K.A. Girdhardas, "Surface potential modeling of graded-channel gate-stack (GCGS) high-k dielectric dual-material double-gate (DMDG) MOSFET and analog/RF performance study," *Silicon*, vol. 10, no. 6, pp. 2865-2875, 2018.
-

- 
- [37] S.I. Amin and R.K. Sarin, "Charge-plasma based dual-material and gate-stacked architecture of junctionless transistor for enhanced analog performance," *Superlattices and Microstructures*, vol. 88, pp. 582-590, 2015.
  - [38] P. Malik, R.S. Gupta, R. Chaujar, and M. Gupta, "AC analysis of nanoscale GME-TRC MOSFET for microwave and RF applications," *Microelectronics Reliability*, vol. 52, no. 1, pp. 151-158, 2012.
  - [39] Y. Shimizu, G.C. Kim, B. Murakami, K. Ueda, Y. Utsurogi, S. Cha, T. Matsuoka, and K. Taniguchi, "Drain current response delay of FD-SOI MOSFETs in RF operation," *IEICE Electronics Express*, vol. 1, no. 16, pp. 518-522, 2004.
  - [40] S. Shin, I.M. Kang, and K.R. Kim, "Extraction method for substrate-related components of vertical junctionless silicon nanowire field-effect transistors and its verification on radio frequency characteristics," *Japanese Journal of Applied Physics*, vol. 51, 2012.
  - [41] A. Kumar, M.M. Tripathi, and R. Chaujar, "Comprehensive analysis of sub-20 nm black phosphorus based junctionless-recessed channel MOSFET for analog/RF applications," *Superlattices and Microstructures*, vol. 116, pp. 171-180, 2018.
  - [42] W. Long, H. Ou, J.M. Kuo, and K.K. Chin, "Dual-material gate (DMG) field effect transistor," *IEEE Transactions on Electron Devices*, vol. 46, pp. 865-870, 1999.
  - [43] Gupta, A. Jain, and A. Kumar, "20 nm GAA-GaN/Al<sub>2</sub>O<sub>3</sub> nanowire MOSFET for improved analog/linearity performance metrics and suppressed distortion," *Applied Physics A - Materials Science & Processing*, vol. 127, pp. 1-9, 2021.
  - [44] S. Bartakke, R. Garad, T. Patil, S. Takras, B. Babar, "Mosfet based inverter," *Journal of Science and Technology*, vol. 6, pp.183-187, 2021,
  - [45] P.-J. Sung, C.-Y. Chang, L.-Y. Chen, K.-H. Kao, C.-J. Su, T.-H. Liao, C.-C. Fang, C.-J. Wang, T.-C. Hong, C.-Y. Jao, et al. "Voltage Transfer Characteristic Matching by Different Nanosheet Layer Numbers of Vertically Stacked Junctionless CMOS Inverter for SoP/3D-ICs applications," *In Proceedings of the 2010 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA*, pp. 21.4.1–21.4.4, 2018.

# 5

## CHAPTER

### ***DFT-based Atomic Modeling and Temperature Analysis on the RF and VTC curve of high-k dielectric layer- assisted NCFET***

---

- ❖ *This chapter discusses the Density Functional Theory (DFT) based atomic modeling of hafnia and silicon-based hafnium oxide.*
  - ❖ *DFT parameters like Bandgap, Hartree potential, and PDOS for silicon-based hafnium oxide are better than hafnia.*
  - ❖ *Further, the analog performance comparison of Modified NCFET, and conventional NCFET is discussed.*
  - ❖ *It was found that the switching ratio of the Modified NCFET increased by almost one decade, thereby improving the Subthreshold swing value compared to the conventional NCFET.*
  - ❖ *The analog performance in terms of transconductance, transconductance generation factor, output conductance, and early voltage compared to conventional NCFET.*
  - ❖ *It is also analyzed that the Modified NCFET exhibits the most improved static performance compared to the conventional NCFET configuration. Also, the inverter-based parameters like NM ratio and propagation delay are improved in the case of a Modified NCFET-based inverter.*
  - ❖ *Consequently, the proposed Modified NCFET device would be an attractive solution for low-power and high-performance CMOS circuits.*
-

The advantage of using the  $\text{HfO}_2$  as BOX and a ferroelectric material in the gate stack of Modified NCFET over the conventional MOSFET structure is discussed in **Chapter 4**. Further, to improve the device's characteristics, the layer of high-k dielectric material ( $\text{HfO}_2$ ) in combination with  $\text{SiO}_2$  can be used in the gate stack. Also, temperature analysis is considered in this chapter for the reliability of architecture.

## 5.1 INTRODUCTION

Continuing Chapter 3, we will further modify the device architecture by adding the high-k dielectric material ( $\text{HfO}_2$ ). Using high-k dielectric materials in the gate stack of Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) represents a pivotal advancement in semiconductor technology, particularly as device dimensions continue to shrink following Moore's Law [1]. Traditional gate dielectrics, such as silicon dioxide ( $\text{SiO}_2$ ), face significant limitations as MOSFETs scale down to nanometer dimensions. High-k dielectric materials offer a range of benefits that address these limitations, ensuring that MOSFETs continue to perform efficiently and reliably even as they become smaller. This section explores the benefits of high-k dielectric materials in the gate stack of MOSFETs, highlighting their role in reducing gate leakage current, increasing gate capacitance, enabling scalability, reducing power consumption, enhancing threshold voltage control, and improving overall device reliability [2].

One of the most significant benefits of using high-k dielectric materials in the gate stack is the reduction in gate leakage current. As FET dimensions shrink, the gate oxide layer must also become thinner to maintain the necessary gate capacitance for proper device operation. However, when the gate oxide becomes extremely thin on the order of a few nano-meters quantum tunneling effects become significant, leading to increased leakage currents. This leakage not only causes higher power consumption but also compromises the

reliability and longevity of the device [3]. High-k dielectric materials, such as hafnium oxide (HfO<sub>2</sub>), zirconium oxide (ZrO<sub>2</sub>), and aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), have a dielectric constant significantly higher than that of SiO<sub>2</sub>. This property allows for a physically thicker gate dielectric layer while maintaining the same or even higher gate capacitance. A thicker dielectric layer reduces the probability of electron tunneling through the gate, thereby reducing the gate leakage current. The reduction in leakage current is crucial for low-power applications, particularly in mobile and portable devices where battery life and energy efficiency are paramount [4].

Gate capacitance is a critical parameter in MOSFET design, as it directly influences the electrostatic control of the channel, which determines the device's switching speed and drive current. The capacitance of a parallel plate capacitor, which is a good model for the gate structure, is given by Equation (4.1):

$$C = \frac{k\epsilon_0 A}{d} \quad (5.1) [3]$$

Where C is the capacitance, k is the dielectric constant,  $\epsilon_0$  is the permittivity of free space, A is the area of the capacitor plates (gate area), and d is the separation between the plates (dielectric thickness). In this Equation, increasing the dielectric constant k allows for a higher capacitance without decreasing the thickness d. High-k dielectrics enable a thicker physical layer, which helps to maintain a high gate capacitance necessary for strong electrostatic control of the channel in scaled devices. This improved gate control leads to higher drive currents and faster switching speeds, enhancing the overall performance of the MOSFET. Furthermore, as semiconductor technology advances, there is a continuous push to scale down the dimensions of MOSFETs to pack more transistors onto a single chip, following Moore's Law. Traditional SiO<sub>2</sub> gate dielectrics, however, face a fundamental

scaling limit due to the issues mentioned above, particularly increased leakage currents as the oxide thickness decreases.

High-k dielectric materials enable continued scaling of MOSFETs by allowing for a thicker physical dielectric layer that still meets the electrical requirements of a scaled device. This scalability is essential for maintaining device performance, power efficiency, and reliability in advanced technology nodes. Without high-k materials, it would be challenging to achieve the levels of integration and performance required for modern electronics. Moreover, power consumption is a critical consideration in the design of modern electronic devices, especially in mobile and portable applications where battery life is a key factor. High-k dielectrics contribute to power savings in several ways [5-8]. First, by reducing gate leakage current, they directly reduce static power consumption, which is a significant portion of the total power budget in nanometer-scale MOSFETs.

As the increased gate capacitance provided by high-k materials improves the electrostatic control of the channel, which can allow the device to operate at a lower threshold voltage ( $V_{th}$ ) and supply voltage ( $V_{dd}$ ). Operating at a lower voltage reduces the dynamic power consumption, which is proportional to the square of the supply voltage. This reduction in both static and dynamic power consumption extends battery life and reduces heat generation, which is critical for the reliable operation of densely packed circuits.

High-k dielectric materials, when used in conjunction with metal gates, allow for better tuning of the threshold voltage. The metal gate can be chosen or engineered to have a specific work function that, in combination with the high-k dielectric, sets the desired  $V_{th}$ . This capability is particularly important in advanced technologies where multiple threshold voltages may be required across different parts of an integrated circuit to optimize performance and power efficiency.

Also, Temperature has a significant impact on the performance and reliability of transistors, including both MOSFETs and Bipolar Junction Transistors (BJTs). Understanding these effects is crucial for designing reliable electronic circuits, especially in environments where temperature variations are common.

It is concluded from the above discussion, that the integration of high-k dielectric materials in the gate stack of Modified NCFET represents a critical technological advancement that addresses the challenges associated with scaling down transistor dimensions. These materials provide significant benefits, including reduced gate leakage current, increased gate capacitance, enhanced scalability, lower power consumption, improved threshold voltage control, and greater reliability [5,7]. So, this chapter includes the advantage of high-k dielectric ( $\text{HfO}_2$ ) material in the gate stack of Modified NCFET as discussed in **Chapter 4**. The following outline constitutes this chapter's structure: In the second section, the Modified NCFET is discussed with the physical models used in the simulation work. The third section includes the DFT calculation for hafnium oxide and silicon-based hafnium oxide. The later part of the chapter discusses the results obtained through simulation. The temperature analysis of the Modified NCFET is performed with the VISUAL TCAD simulator. The temperature range is taken from 250 K to 350 K. The impact of temperature on the NCFET-based inverter is also discussed in this work with NM calculations. This architecture is based on the practical device design, which can make energy-efficient equipment by regulating material parameters. The conclusion of the chapter is presented in the final part of the chapter's summary.

## 5.2 DEVICE DESIGN AND PHYSICAL MODELS

**Figure 5.1(a)** represents the proposed Modified NCFET structure with Si- $\text{HfO}_2$  ferroelectric material with a high-k dielectric layer of  $\text{HfO}_2$  in gate stack and  $\text{HfO}_2$  as BOX

[9]. A VISUAL TCAD simulator is used to perform all the numerical simulations of temperature analysis presented in this work. For the simulation of silicon regions and the ferroelectric region in n-type architecture, 2D electrostatics is used. The Modified NCFET has buried oxide (HfO<sub>2</sub>) with a thickness of 20 nm in the substrate region with the addition of a ferroelectric material layer (HfO<sub>2</sub>FE) in the gate stack. In the gate stack, the layers of (SiO<sub>2</sub> + HfO<sub>2</sub>) are taken as gate oxide with a thickness of 1 nm and the silicon-based ferroelectric layer (HfO<sub>2</sub>FE) has a thickness of 2.5 nm. As both the architectures are of n-channel type, the substrate regions are doped with the p-type impurities having a concentration of  $1 \times 10^{16} \text{ cm}^{-3}$ . The extensions of the source/drain with Gaussian doping of  $1 \times 10^{19} \text{ cm}^{-3}$  are used to reduce the parasitic capacitance. The gate length of 25 nm is used for both the device structure.




Figure 5.1: (a) The Modified NCFET device schematic architecture. (b) Calibrated  $I_D$ - $V_{gs}$  of metal-ferroelectric-insulator-semiconductor double gate NCFET on VTCAD simulator with published results on COMSOL Multiphysics [9].

These device simulation parameters are tabulated in Table 4.1. The drift-diffusion formulation in Fermi-Dirac statistics, which defines the electrical transport in the silicon region of architecture, is explained in **Chapter 4**.

**Landau's theory for ferroelectrics** provides a phenomenological approach to understanding the phase transition from a paraelectric to a ferroelectric state. The theory

hinges on the concept of an order parameter, which in the context of ferroelectrics is the spontaneous polarization  $P$ . The central idea is to express the free energy ( $F$ ) as a power series expansion in terms of this order parameter, assuming it is small near the phase transition [10, 11]. The free energy ( $F$ ) near the phase transition can be expressed as Equation (5.2):

$$F(P, T) = F_0 + \frac{\alpha(T)}{2}P^2 + \frac{\beta}{4}P^4 + \frac{\gamma}{6}P^6 - EP \quad (5.2) [10,11]$$

Here,  $F_0$  is the free energy of the reference paraelectric phase,  $(T)$  is a temperature-dependent coefficient,  $\beta$  and  $\gamma$  are higher-order coefficients, and  $E$  represents the applied electric field. The temperature dependence of  $(T)$  is critical and is typically modeled as Equation (5.3):

$$(T) = \alpha_0(T - T_c) \quad (5.3) [10,11]$$

where  $\alpha_0$  is a positive constant and  $T_c$  is the Curie temperature. Above  $T_c$ ,  $(T)$  is positive, leading to a minimum of the free energy at  $P=0$ , which corresponds to the paraelectric phase. Below  $T_c$ ,  $\alpha(T)$  becomes negative, causing the free energy to develop minima at non-zero values of  $P$ , indicating the presence of spontaneous polarization characteristic of the ferroelectric phase. The spontaneous polarization ( $P$ ) in the ferroelectric phase can be found by minimizing the free energy with respect to  $P$  as Equation (5.4):

$$\frac{dF}{dP} = \alpha(T)P + \beta P^3 + \gamma P^5 - E = 0 \quad (5.4) [10,11]$$

In the absence of an external electric field ( $E=0$ ), this equation shows that below  $T_c$ ,  $P$  takes on non-zero values, indicating a spontaneous polarization. The nature of this phase transition, whether it is first-order (discontinuous) or second-order (continuous), depends on the signs and magnitudes of the coefficients  $\beta$  and  $\gamma$ .

If  $\beta > 0$ , the transition is second-order, and  $P$  changes continuously from zero at  $T_c$  to a non-zero value as the temperature decreases. If  $\beta < 0$  and  $\gamma > 0$ , the transition is first-order,

characterized by a discontinuous jump in  $P$  at  $T_c$ . Landau's theory is particularly valuable for understanding the general features of ferroelectric phase transitions, such as the temperature dependence of polarization and the nature of the transition (first- or second-order). It provides a framework for predicting the behavior of ferroelectrics under various conditions, including temperature changes and applied electric fields. While Landau's theory is phenomenological and does not delve into microscopic details, its simplicity and versatility make it a fundamental tool in the study of ferroelectric materials.

Further, to calculate the energy values of  $\text{HfO}_2$  using the Linear Combination of Atomic Orbitals (LCAO) approximation in QATK, the general LCAO approximation to perform such calculations is spin and is unpolarized (not distinguishing between the two possible spin states of electrons), Generalized Gradient Approximation (GGA) exchange-correlation (describe the exchange and correlation effects in terms of electron density gradients).

**Table 5.1: Default device dimensions and parameters of conventional NCFET and Modified NCFET structure are taken for the simulation.**

Parameter	Unit	Conventional NCFET	Modified NCFET
$L_g$	nm	25	25
$L_{SD}$	nm	10	10
$T_{ox}$	nm	1	1
$T_{FE}$	nm	2.5	2.5
$T_{ins}$	nm	0	20
$N_{SD}$	$\text{cm}^{-3}$	$1 \times 10^{19}$	$1 \times 10^{19}$
$N_{ch}$	$\text{cm}^{-3}$	$1 \times 10^{16}$	$1 \times 10^{16}$
$\Phi_m$	eV	4.5(N-Poly-Si)	4.5 (N-Poly-Si)

It is an improvement over the simpler Local Density Approximation (LDA) and adds a dependence on the gradient (or first derivative) of the electron density, Fermi-Dirac occupation (to determine how many electrons occupy each molecular orbital or energy

level), and density mesh cut-off at 125 Hartree (determines the energy range). The supply voltage of 0.5 V is used for all the simulation work [12].

The calibration of simulated work on VISUAL TCAD with the published work on COMSOL Multiphysics by Girish Pahwa et al. **Figure 5.1 (b)** presents the calibrated transfer characteristics of both simulators.


## 5.3 RESULTS AND DISCUSSION

### 5.3.1 DFT-based Atomic Calculation of Hafnium Oxide (HfO<sub>2</sub>) and Si-HfO<sub>2</sub>

Silicon-based hafnia (Si-HfO<sub>2</sub>) can exhibit a different bonding nature compared to pristine hafnia due to the introduction of silicon (Si) atoms into the crystal lattice. The exact bonding nature in silicon-doped hafnia can depend on several factors, including the concentration of silicon dopants and the local environment of the dopants. One will find a combination of ionic and covalent bonding in pristine hafnia and silicon-doped hafnia [13]. Hafnia inherently comprises hafnium (Hf) and oxygen (O) atoms. Silicon is also a non-metal. The electronegativity difference between Hf and O leads to ionic bonding, while covalent bonds exist between Hf and O atoms. Introducing silicon into the lattice does not change the basic ionic and covalent bonding characteristics. The dimension of simple cubic HfO<sub>2</sub>-based ferroelectric is  $a=10.23\text{\AA}$ ,  $b=10.23\text{\AA}$ ,  $c=10.23\text{\AA}$ ,  $\alpha = 90^\circ$ ,  $\beta = 90^\circ$ ,  $\gamma = 90^\circ$ . The structure has four hafnium (Hf) atoms and eight oxygen (O) atoms without doping. For silicon (Si) doping, 25% of Si is added, as shown in **Figure 5.2(a)**. Using this Si-doped HfO<sub>2</sub> in gate stacking of the device governs the negative capacitance effect.

Quantum Atomistic Tool Kit (QATK) is one such tool kit that can perform electronic structure calculations for molecules and materials. **Figure 5.2(b)** shows the band structure of simple cubic HfO<sub>2</sub> structure (a) and 25% Si-based HfO<sub>2</sub> (b). It was discovered


that the direct bandgap of  $\text{HfO}_2$  reduced significantly from 2.81eV to 0.35eV by 25% Silicon doping with two-fold degeneracy.



**Figure 5.2:** (a) Structure, (b) band structure, and (c) transmission spectra with the energy of  $\text{HfO}_2$  and  $\text{Si-HfO}_2$  [9].

Further, **Figure 5.2(c)** shows the transmission spectra corresponding to hafnium oxide with or without silicon doping. The transmission peaks increase as the doping of silicon increases, which is why the conduction in Si-doped  $\text{HfO}_2$  is much higher than the without-

doped  $\text{HfO}_2$  [15]. Pure  $\text{HfO}_2$  has a wide bandgap. Si doping introduces Si-O bonds, which can alter the electronic structure. Higher Si doping ( $>10\%$ ) can reduce the bandgap due to defect states and oxygen vacancies, leading to lower energy, and longer wavelength. Also, silicon incorporation can transform amorphous  $\text{HfO}_2$  into a more stable phase with reduced light scattering. This structural modification enhances the overall transmission of the material. High Si content can introduce localized states within the bandgap. This can create additional absorption peaks, reducing transmission in certain wavelengths. In this case, the author marks the zero-energy level at the Fermi energy level. However, the zero-energy level is a reference point used to measure energies in a system. In contrast, the Fermi energy level is a material-specific concept that describes the highest energy level occupied by electrons at absolute zero temperature. The Fermi energy level is crucial for understanding the behaviour of electrons in materials and their electrical and thermal properties. In-band structure diagrams, specific colours are often used to represent different energy bands or states within a material. The green colour band represents the highest energy valence band, and the red one shows the lowest conduction band. The difference between these two bands is the bandgap for the corresponding structure, which is 2.81 eV in the case of  $\text{HfO}_2$  and 0.35 eV for 25% Si-doped  $\text{HfO}_2$ .



**Figure 5.3:** The Hartree potential of (a)  $\text{HfO}_2$  and (b) Si-doped  $\text{HfO}_2$  [9].

Silicon states enhance the bandgap and a comparable bandgap changes along the direction for all the lower concentrations of silicon atoms [16]. Tran Blaha Modified Becke Johnson (TB-mBJ) is used to calculate the electron band structure of the atom accurately.


**Figure 5.3** shows the variation of the Hartree potential with length for both atoms. The lower the Hartree potential of an atom, the more stable the atom. So, the Si-doped  $\text{HfO}_2$  is more stable than the  $\text{HfO}_2$  atom. It takes less time to move from one orbit to another. It reveals the mean electrostatic interaction between the atoms. Poisson's Equation is helpful for the calculation of this electrostatic potential [17]. The Hartree potential curve of hafnium oxide ( $\text{HfO}_2$ ) is not strictly sinusoidal because it is influenced by the complex crystal structure, ionic potentials, and electron distribution rather than a simple periodic function. Unlike an idealized cosine wave, which represents a uniform periodic potential, the actual electrostatic potential in  $\text{HfO}_2$  is shaped by:

1. **Atomic Potential Asymmetry:**  $\text{HfO}_2$  has a monoclinic crystal structure, meaning the atomic arrangement is not perfectly periodic like a simple sine wave. Also, Hf and O atoms have different electronegativities, causing asymmetric charge distribution and altering the electrostatic potential.

2. **Bond Strength Variation:** The Hf-O bonds have different lengths in different crystallographic directions, leading to unequal potential depths across the lattice. This results in a distorted oscillatory potential, rather than a perfect sinusoidal wave.
3. **Defects and Localized States:** Intrinsic defects, such as oxygen vacancies, introduce local potential wells, further distorting the smooth oscillations expected in an ideal crystal.


**Figure 5.4** shows the projected density of states concerning energy levels. It represents the particular density of states like spin-up and spin-down states.

The projected DOS for Si-doped  $\text{HfO}_2$  is much more dense and higher than the  $\text{HfO}_2$  without doping. The contribution of induced silicon atoms in the lower conduction and valance bands shows the hybridization in the orbits. Hence, the magnitude and peaks increase as the concentration of the silicon atoms increases [18].



**Figure 5.4:** The projected DOS of  $\text{HfO}_2$  and Si- $\text{HfO}_2$  [9].

### 5.3.2 SCEs analysis between conventional NCFET and Modified NCFET



**Figure 5.5:** Transfer characteristic and Subthreshold Swing (inset) comparison of conventional NCFET and Modified NCFET at a drain-source voltage of 0.5V [9].


The parameters of conventional NCFET and Modified NCFET structures are already discussed in Section 2. **Figure 5.5** shows the performance parameter in the form of drain current ( $I_D$ ) concerning the gate voltage ( $V_{gs}$ ). This variation shows that the leakage current ( $I_{OFF}$ ) is reduced significantly in the Modified NCFET structure. The Modified NCFET contains the BOX part in the substrate region, which acts as the barrier to the mobile electrons in the silicon part of the substrate region. Due to this, the leakage current is reduced, which directly increases the device's switching ratio ( $I_{ON}/I_{OFF}$ ). Further, as the effect of negative capacitance, the SS value decreased, but more decrement in the SS value happened due to the layer of the BOX layer in the substrate region of the Modified NCFET structure, as shown inset of **Figure 5.5**.

### 5.3.3 Analog/RF Performance Metrics at different temperatures

The presence of the ferroelectric material introduces an additional capacitance  $C_{FE}$  in series with the conventional MOSFET gate capacitance  $C_{MOS}$ , leading to negative capacitance (NC) effects that can amplify the gate voltage. In NCFETs, capacitances vary significantly with temperature due to the ferroelectric layer's temperature-dependent properties. The key capacitances in NCFETs include ( $C_{gs}$ ), gate-to-drain capacitance ( $C_{gd}$ ), and oxide capacitance ( $C_{ox}$ ), which are influenced by the ferroelectric capacitance ( $C_{FE}$ ) as described in **Figure 3.1(b)** and **4.1**. As temperature increases, the permittivity of the ferroelectric material decreases, leading to a reduction in  $C_{FE}$ . This affects the total gate capacitance, as the series combination of  $C_{FE}$  and  $C_{ox}$  determines the device's overall capacitance. A decline in  $C_{FE}$  weakens the negative capacitance effect, reducing the subthreshold slope improvement and potentially affecting the threshold voltage. Moreover, temperature variations impact polarization switching dynamics, which can lead to increased leakage currents, and reduced ON-state current. References such as Salahuddin & Datta (2008) and experimental studies on Hafnium-based ferroelectrics highlight that temperature variations must be carefully managed to maintain the performance benefits of NCFETs. Thus, proper thermal stability considerations, such as material engineering and operating condition optimizations, are essential for reliable NCFET operation. The transfer characteristics ( $I_D$ - $V_{gs}$ ) in linear scale for Modified NCFET for temperatures ranging from 250 K to 350 K are presented in **Figure 5.6(a)(inset)** at a constant supply voltage or drain voltage ( $V_{ds}$ ) of 0.5 V. From this variation, we can state that with the increase in temperature from 250 K to 350 K, the threshold voltage is reduced down slightly and also gives the high on-current ( $I_{ON}$ ). At higher temperatures, Ferroelectric permittivity ( $\epsilon_{FE}$ ) increases, reducing the negative capacitance effect. The voltage amplification weakens, leading to a lower potential

drop across the gate dielectric. As a result, the effective gate voltage seen by the channel decreases, causing a lower threshold voltage [19]. Also, the same variation in the log scale is given in **Figure 5.6**, which shows that the increment in temperature gives a high on-current and slightly high off-current. This variation can be described according to the energy band gap theory. As the temperature increases, the energy band gap starts decreasing, and the passing of electrons from the valence band to the conduction band becomes easy, which results in the rise of the device's off-state current and on-state current [20-24]. The switching ratio ( $I_{ON}/I_{OFF}$ ) due to transfer characteristics decreases with the temperature rise, as portrayed in **Figure 5.6(b)**. Thus, with the temperature rise, the device performance degrades with the concerning switching ratio. The effect of temperature on the short channel effects can be seen in **Figure 5.6(b)** in the form of DIBL value. These effects come because of shortened gate or channel length.

When we shorten the channel length, the source and drain come close to each other, and the supply voltage biasing affects the potential barrier between these terminals. So, the punch-through condition arises between the source and drain terminal, and hence the leakage current increases [25-29]. That is why one should have to minimize these effects. DIBL can be formulated as in Equation (5.5) by taking  $V_{th}$  at  $V_{ds}=0.5$  V.



**Figure 5.6:** Temperature variation impacts (a)  $I_D$ - $V_{gs}$  characteristic in logarithm scale and linear scale (inset), (b)  $I_{ON}/I_{OFF}$ , DIBL, and  $V_{th}$ , SS (inset), (c) TGF, and peak transconductance value (inset), (d)  $g_d$  and  $V_{EA}$  (inset) with  $V_{gs}$  [9].

$$DIBL = \frac{\partial V_{th}}{\partial V_{ds}} \quad (5.5) [25]$$

Concerning temperature rise, the DIBL value starts rising, which is unsuitable for the device's performance. At the lower temperature range of 250 K to 300 K, the DIBL value is in a specific range, and it starts increasing linearly with the increase in temperature. Another short channel effect is the subthreshold swing (SS) value [30-32]. The SS variation as a function of temperature is shown inset of **Figure 5.6(b)(inset)**; according to the negative capacitance phenomenon, the SS value becomes low with the use of ferroelectric material in the gate stack. But with the increase in the temperature from 250 K to 350 K,

this value starts increasing, which shows the performance degradation of the device. Another factor in the same **Figure 5.6(b)(inset)** is the threshold voltage ( $V_{th}$ ) as a function of temperature. For good device performance, the threshold voltage value should be as low as possible because it is the voltage value required for a device to turn on [33]. This behaviour happens due to the use of the insulator layer in the middle of the substrate region, which acts as a barrier for the mobile electrons present in the substrate region to generate the channel region. As the temperature increases, these mobile electrons dominate more, resulting in a lower threshold voltage. All these SCEs are tabulated in Table 5.2.

Moving to analog parameters, **Figure 5.6(c) (inset)** presents the peak transconductance ( $g_m$ ) observed at  $V_{gs} = 0.45$  V for all the temperatures ranging from 250 K to 350 K. Transconductance can be formulated as Equation (5.6) [34-38].

$$g_m = \frac{\partial I_D}{\partial V_{gs}} \quad (5.6) [34]$$

$$TGF = \frac{g_m}{I_D} \quad (5.7) [34]$$


$$g_d = \frac{\partial I_D}{\partial V_{gd}} \quad (5.8) [34]$$

$$V_{EA} = \frac{I_D}{g_d} \quad (5.9) [35]$$

Transconductance tells about the input conductance for a device that describes the drain current change with the gate voltage shift. Graph 5.6(c) (inset) represents the temperature dependence on the peak transconductance. The peak value of transconductance is increasing as the temperature ranges from 250 K to 350 K. This variation shows the improvement of mobility in the electron results in a high value of transconductance with temperature [39-42]. Further, the transconductance generation factor (TGF) variation and the temperature range are given in **Figure 5.6(c)**. TGF provides the amount of gain generated per unit of power loss and is given by Equation (5.7). **Figure 5.6(c)** shows the

high values of TGF at low voltages and lower temperatures, which indicates the application in ultra-low-power (ULP) circuits. All the high values of TGF obtained in the subthreshold region illustrate the sustainability of Modified NCFET in ULP applications. With the temperature rise, the rise in the drain current and the lower value of  $g_m$  give the lower value of TGF. However, with a further increase in the  $V_{gs}$ , this difference in the TGF curves remains insignificant. In addition, **Figure 5.6(d)** shows the behaviour of output conductance ( $g_d$ ) concerning the drain-source voltage ( $V_{ds}$ ) for different temperatures and formulated in Equation (5.8). It gives the current driving ability of the device [43]. At low drain-source voltage,  $g_d$  decreases with an increase in the temperature range from 250 K to 350 K. The inset of **Figure 5.6(d)** portrays the effect of temperature on the early voltage ( $V_{EA}$ ). The  $V_{EA}$  increases at higher voltages as the temperature rises from 250 K to 350 K. The trend for this can be explained by the expression for the  $V_{EA}$ .

(a)






Figure 5.7: (a) Auger, SRH recombination, and Electric Field along the channel length, (b) conduction Band energy (c) Valence Band energy across the architecture [9].

As  $g_d$  increases at lower values of voltage and decreases at higher voltage values with the temperature,  $V_{EA}$  will increase at higher voltage values with the rise of temperature according to Equation (5.9). All these parameters are tabulated in Table 5.3.

Further, **Figure 5.7** shows the different contour plots across the length of the channel, like **Figure 5.7(a)** shows the Auger and SRH recombination, and electric field in the channel region across the length of the gate. Similarly, **Figures 5.7(b)** and **5.7(c)** show the conduction band energy, and valence band energy across the channel length, respectively.

**Table 5.2: Variation of SCEs with the impact of temperature.**

Short channel effects	Unit	250 K	275 K	300 K	325 K	350 K
$V_{th}$	V	0.30	0.28	0.26	0.24	0.21
DIBL	(mV/V)	0.065	0.071	0.078	0.086	0.097
SS	(mV/dec)	64.18	71.80	83.34	88.34	98.35


**Table 5.3: Summary of analog and RF performance parameters of Modified NCFET with different temperatures.**

Parameter	Unit	250 K	275 K	300 K	325 K	350 K
$I_{ON}/I_{OFF}$	-	$2.04 \times 10^6$	$2.61 \times 10^6$	$1.0 \times 10^5$	$3.06 \times 10^4$	$1.10 \times 10^4$
$g_m$	mS	0.66	0.68	0.70	0.71	0.72
TGF	$V^{-1}$	91.49	71.86	57.62	46.84	38.41
$g_d$	mS	1.01	1.09	1.51	1.21	1.26
$V_{EA}$	V	4.19	4.41	4.63	4.83	5.01

### 5.3.4 Temperature impact on the VTC curve of Modified NCFET-based Inverter

To show the temperature impact on the VTC plot of a Modified NCFET-based inverter, we designed a setup with n-channel and p-channel Modified NCFET on the VISUAL TCAD simulator, which is electrically isolated with a 10 nm  $SiO_2$  spacer. N-Poly-Si with a 4.5 eV and P-Poly-Si with a 4.9 eV work function were used for n-channel and p-channel Modified NCFET, respectively. The doping concentration of  $1 \times 10^{16} cm^{-3}$  and  $1 \times 10^{19} cm^{-3}$  is taken for substrate and source/drain of their respective type in n-channel and p-channel Modified NCFET. The schematic circuit diagram of the Modified NCFET-based inverter is shown

in **Figure 5.8(a)**. Before any structure-based inverter characteristic, one should match the threshold voltage of an inverter's n-type and p-type components so that the characteristic curve of the inverter from  $V_{gs} = -1$  to 1 V becomes continuous without any breaking point of current [43-47].



**Figure 5.8:** (a) Schematic diagram of inverter using Modified NCFET architecture, (b) Threshold voltage matching plot, (c) VTC curve of Modified NCFET-based inverter at temperatures 250K, 300K, and 350K [9].

So, for different temperatures, the  $V_{th}$  matching curves are shown in **Figure 5.8(b)**. The temperature impact on the voltage transfer characteristic (VTC) curve for a Modified NCFET-based inverter is shown in **Figure 5.8(c)**. The variation indicates that the transition region (TR) is getting high with the temperature rise, which delays the device's switching. It shifts from 0.16 V to 0.35 V as the temperature increases from 250 K to 350 K. In the

VTC curve of the inverter, there are two critical points at which the slope of the curve becomes negative. These points correspond to logic 0, called the maximum input voltage ( $V_{IL}$ ), and logic 1, called the minimum input voltage ( $V_{IH}$ ).

#### 5.3.4.1 Noise Margin Calculation

The Noise Margin (NM) determines the noise immunity of a device; this value should be high enough to measure the noise components in the device. For low signal levels ( $NM_L$ ) and high signal levels ( $NM_H$ ), NM is given as in Equations (5.10) and (5.11) [48].

$$NM_L = V_{IL} - V_{OL} \quad (5.10) [48]$$

$$NM_H = V_{OH} - V_{IH} \quad (5.11) [48]$$

Where  $V_{OH}$  and  $V_{OL}$  define the maximum output voltage and minimum output voltage when output levels are logic 1 and logic 0, respectively. All parameters are tabulated in Table 5.4.

#### 5.3.4.2 Propagation Delay and Transition Time

In the case of FETs, there are many non-ideal effects, out of which parasitic capacitance is one. Because of these capacitances, the delay in voltage change is observed, which limits the speed of operation. This work section shows how these capacitances affect the output waveform. With the help of propagation delay and transition delay, we can test the speed performance of the device and how it changes with the temperature variation [49]. We apply a step voltage at the device's input for the propagation delay, and we get the output waveform with a transition delay. The two propagation delays shown in **Figure 5.9(a)**, marked as  $t_{pHL}$  and  $t_{pLH}$ , are known as propagation delay time for High-to-Low and Low-to-High, respectively. The inverter operates between two voltages: output high voltage ( $V_{OH}$ ) and output low voltage ( $V_{OL}$ ). The  $t_{pHL}$  is the time required for the output to fall from  $V_{OH}$  to  $(V_{OH}+V_{OL})/2$ .




Figure 5.9: (a) Propagation delay and transition time schematic of NCFET-based inverter, (b) Propagation characteristic of Modified NCFET-based inverter at 300K, (c) Variation of  $t_p$ , (d)  $t_{rf}$  with rise of temperature [9].

Similarly,  $t_{pLH}$  is the time required for the output waveform to rise from  $V_{OL}$  to  $(V_{OH}+V_{OL})/2$ . All these parameters are shown in **Figure 5.9(a)**. So, the propagation delay is the average of these two given by Equation (5.12).

$$t_p = \frac{t_{pHL} + t_{pLH}}{2} \quad (5.12) \quad [48]$$

$$t_{rf} = \frac{t_r + t_f}{2} \quad (5.13) \quad [48]$$

**Figure 5.9(b)** shows the transient curves for the NCFET-based inverter at 300 K. In **Figure**

**5.9(c)** the propagation characteristic of the Modified NCFET-based inverter at 300K is shown. From **Figure 5.9(d)**, we can see the impact of temperature on the propagation delay factors  $t_{pHL}$  and  $t_{pLH}$ , and it can be concluded that with the temperature rise,  $t_{pHL}$  decreases, which indicates the fast switching of the device. And the  $t_{pLH}$  increases with the temperature rise [50-52]. Next, the transition time factors are rise time ( $t_r$ ) and fall time ( $t_f$ ). Rise time is the time interval when the output signal rises from 10% to 90% of the ( $V_{OH}-V_{OL}$ ) value, and fall time is the time step in which the output signal falls from 90% to 10% of the ( $V_{OH}-V_{OL}$ ) value shown in **Figure 5.9(d)** [53-54]. Hence, the transition time is the average of these quantities called Edge rate ( $t_{tr}$ ) and is given by Equation (5.13). **Figure 5.9(d)** shows that the transition time increases with the rise in the temperature, which shows the slow switching speed.

**Table 5.4: Comparison of noise margin and propagation delay for different temperatures of Modified NCFET-based inverters.**

Parameter	Unit	250 K	300 K	350 K
$V_{IL}$ (V)	V	0.39	0.35	0.30
$V_{IH}$ (V)	V	0.55	0.60	0.65
$V_{OL}$ (V)	V	0.013	0.003	0.007
$V_{OH}$ (V)	V	0.81	0.82	0.83
$NM_L$ (V)	V	0.377	0.347	0.293
$NM_H$ (mV)	mV	0.260	0.220	0.183
TR (V)	V	0.16	0.25	0.35
$t_{pHL}$ (ns)	ns	0.78	0.52	0.21
$t_{pLH}$ (ns)	ns	0.053	0.055	0.057
$t_p$ (ns)	ns	0.416	0.287	0.133
$t_r$ (ns)	ns	0.0072	0.0089	0.0110
$t_f$ (ns)	ns	0.057	0.064	0.100
$t_{tr}$ (ns)	ns	0.0321	0.0364	0.0555

So, the Modified NCFET device should operate at low temperatures for fast-speed performance. All these parameters are tabulated in Table 5.4.

## 5.4 SUMMARY

It is concluded from this chapter of DFT calculation that Si-doped  $\text{HfO}_2$  gives a less direct bandgap, dense projected DOS, high transmission peaks, and lower Hartree potential when compared to the undoped  $\text{HfO}_2$  atom. Hence, Si-doped  $\text{HfO}_2$  is used as the ferroelectric material in the gate stack of device architecture, which gives us a better industrial application when using natural ferroelectric materials. Further, it is observed that Modified NCFET shows improved factors.  $I_{\text{OFF}}$  and SS are reduced by 81.17% and 10.28%, respectively, compared to conventional NCFET device architecture. The switching ratio is increased by one decimal point compared to the conventional one. The above study considers the impact of temperature variation on the analog, RF performance, and digital application parameters of the Modified NCFET structure. Simulation results show the variation in different parameters when the temperature rises from 250 K to 350 K with the step size of 25 K. Starting with the basic  $I_{\text{ON}}$ , which increases by 12.39%, and  $V_{\text{th}}$  is reduced by 30%.

Further, the impact of temperature variations on SCEs is shown as the DIBL is reduced by 32.98% and SS is reduced by 34.74% as the temperature decreases from 350 K to 250 K. Furthermore, as the temperature rises from 250 K to 350 K, the analog parameters shows the following trends:  $g_m$  and  $g_d$  is enhanced by 9.09% and 2.75%, respectively and TGF is reduced by 58.02%. Also,  $V_{\text{EA}}$  is enhanced with 19.57%. In continuation, we examine the effect of temperature on the VTC plot of a Modified NCFET-based inverter. We have taken out three temperature values to extract the variation, which are 250 K, 300 K, and 350 K. If we see the trend with the decreasing temperature, it has been observed that

the transition region (TR) decreases as the temperature drops. It becomes 54 times less when the temperature changes from 350 K to 250 K. The noise margin factors are also increased when the temperature falls. The  $NM_L$  and  $NM_H$  show improvement with 33.43% and 42.26% increments, respectively. The above results show that the Modified NCFET gives better digital application parameters at lower temperatures. Propagation delay is decreased by 67.94% when the temperature rises from 250 to 350 K, providing better and faster switching performance.

For further device compatibility, ensuring spacer compatibility is essential for the device's efficiency and longevity. Proper testing and selection of spacers will reduce the risk of malfunction and improve overall device performance. So, the Modified NCFET's parameters will be discussed with the different materials spacers.

## 5.5 REFERENCES

- [1] G. E. Moore, "Cramming more components onto integrated circuits," *Proceedings IEEE*, vol. 86, pp. 82–85, 1998.
- [2] V. P. Kumar, D. K. Panda, "Analysis of Hetero-dielectric-Based  $MoS_2$  FET with Respect to Different Channel Lengths and High K-Values for Dielectric-Modulated Biosensor Application," *Brazilian Journal of Physics*, vol. 53, pp. 68, 2023.
- [3] J. Robertson, "High dielectric constant gate oxides for metal oxide Si transistors," *Reports on Progress in Physics*, vol. 69, no. 2, pp. 327-396, 2006.
- [4] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-k gate dielectrics: Current status and materials properties considerations," *Journal of Applied Physics*, vol. 89, no. 10, pp. 5243-5275, 2001.
- [5] M. Houssa, E. Y. Y. Wang, R. A. Wolkow, M. M. Heyns, "Interface states and hole traps at high-k dielectrics: A first-principles study," *IEEE Transactions on Electron Devices*, vol. 51, no. 12, pp. 2129-2135, 2004.
- [6] S. Datta et al., "High mobility Si and Ge p-channel MOSFETs using a strained SiGe channel and  $HfO_2$  gate dielectric," *IEEE Electron Device Letters*, vol. 24, no. 5, pp. 292-294, 2003.

- 
- [7] R. Mann, R. Chaujar, "TCAD investigation of ferroelectric based substrate MOSFET for digital application," *Silicon*, vol. 14, pp. 5075–5084, 2022.
  - [8] Sreenivasulu, V.B., Narendar, "V. Design and Temperature Assessment of Junctionless Nanosheet FET for Nanoscale Applications," *Silicon*, vol. 14, pp. 3823–3834, 2022.
  - [9] R. Mann, R. Chaujar, "DFT based atomic modeling and temperature analysis on the RF and VTC curve of high-k dielectric layer-assisted NCFET," *Physica Scripta*, vol. 99, no. 1, pp. 015029, 2024.
  - [10] V. L. Ginzburg, "On the dielectric properties of ferroelectric materials," *Journal of Experimental and Theoretical Physics*, vol. 15, pp. 739-742, 1945.
  - [11] L. D. Landau, "On the theory of phase transitions," *Journal of Experimental and Theoretical Physics*, vol. 7, no. 1, pp. 19-32, 1937.
  - [12] J. C. Garcia, J. Osorio-Guillén, G. M. Dalpian, "DFT study of the electronic properties of hafnium oxide polymorphs," *Journals Applied Physics*, vol. 110, no. 4, pp. 044504, 2011.
  - [13] R. Mann, R. Chaujar, "DFT-based Atomic Calculation of Si-doped HfO<sub>2</sub> and Effect of its Negative Capacitance on Analog/RF, and VTC parameters of MOSFET," *Silicon*, vol. 16, pp. 1237-1252, 2024.
  - [14] K. Shiraishi, T. Oda, S. Miyazaki, M. Nakayama, "First-principles study of interface structure and electron transport properties of SiO<sub>2</sub>/Si and HfO<sub>2</sub>/Si interfaces," *IEEE Transactions on Electron Devices*, vol. 54, no. 9, pp. 2027-2036, 2007.
  - [15] X. Guo, P. Li, X. Wang, "DFT study of oxygen vacancy defects in monoclinic hafnium oxide," *The Journal of Physical Chemistry C*, vol. 117, no. 14, pp. 7314-7321, Apr. 2013.
  - [16] M. Q. Cai, X. L. Cheng, and X. X. Xu, "Electronic properties of oxygen vacancies in monoclinic hafnium oxide: A DFT study," *Applied Physics Letters*, vol. 95, no. 2, pp. 022111, 2009.
  - [17] F. Oba, S. R. Nishitani, and I. Tanaka, "First-principles study on structures and phase stability of hafnium oxides," *Physics Review B*, vol. 78, no. 11, pp. 115124, 2008.
  - [18] Y. T. Tang, Z. Y. Zhu, P. Zhang, "DFT study on electronic properties and oxygen vacancy in HfO<sub>2</sub>," *Chinese Physics B*, vol. 19, no. 5, pp. 057105, 2010
-

- [19] M. Salahuddin and S. Datta, "Use of Negative Capacitance to Provide Voltage Amplification for Low Power Nanoscale Devices," *IEEE Electron Device Letters*, vol. 28, no. 5, pp. 232-234, 2008.
- [20] M. H. Lee, J. H. Lee, J. W. Lee, and H. Iwai, "Temperature dependence of negative capacitance in ferroelectric HfO<sub>2</sub> thin films and its impact on NCFET characteristics," *Proceedings IEEE International Electron Devices Meeting, USA*, pp. 17.4.1-17.4.4, 2017.
- [21] R. Waser, "Nanoelectronics and Information Technology: Advanced Electronic Materials and Novel Devices," 3rd ed. Weinheim, Germany: Wiley-VCH, 2012.
- [22] D. J. Rhee and S. Salahuddin, "Analysis of NCFETs and their thermal stability," *Technical Report, University California, Berkeley*, 2016.
- [23] A. K. Verma, "Temperature analysis of negative capacitance field-effect transistors," *Ph.D. dissertation, Department of Electrical Engineering, Indian Institute Technological, Delhi, India*, 2020.
- [24] H. Khan, "Negative Capacitance FETs for Low Power Electronics," *Advances in Semiconductor Technologies*, pp. 123-148, 2020.
- [25] S. Khandelwal, M. Si, P. D. Ye, "Temperature behavior of ferroelectric negative capacitance FinFETs," *IEEE Electron Device Letters*, vol. 38, no. 12, pp. 1743-1746, 2017.
- [26] M. Si, S. Khandelwal, P. D. Ye, "Performance benchmarking of negative capacitance FinFET against conventional FinFET for analog and RF applications," *IEEE Electron Device Letters*, vol. 38, no. 1, pp. 115-118, 2017.
- [27] S. Datta, R. Chau, B. Obradovic, "Prospects of ferroelectric NCFETs for low-power RF and analog applications," *Proceedings IEEE International Electron Devices Meeting, CA, USA*, pp. 12.4.1-12.4.4, 2016.
- [28] A. Ionescu, S. Salahuddin, M. H. Lee, "Impact of negative capacitance in FinFET on analog and RF performance: A detailed investigation," *Proceedings IEEE Symp Symposium on VLSI Technology, Kyoto, Japan*, pp. 45-46, 2018.
- [29] T. Zhou, Y. Shi, X. Wang, "RF noise analysis of negative capacitance FinFET for analog and RF circuit design," *IEEE Trans. Microwave Theory and Technology*, vol. 67, no. 5, pp. 1910-1918, 2019.

- 
- [30] C. Y. Chen, Y. S. Chou, T. J. K. Liu, "Analog and RF performance of NCFETs with ferroelectric gate stacks," *IEEE Transactions Electron Devices*, vol. 67, no. 2, pp. 603-609, 2020.
  - [31] M. Zhang, A. Chanana, D. Antoniadis, "Study of NCFET RF performance for next-generation wireless communication," *Proceedings IEEE International Wireless Symposium, Barcelona, Spain*, pp. 210-213, 2019.
  - [32] S. Gupta, M. Si, P. D. Ye, "Characterization and analysis of the RF performance of 7 nm node NCFET," *IEEE Microwave Wireless Components Letters*, vol. 29, no. 8, pp. 517-519, 2019.
  - [33] J. Park, D. J. Rhee, S. Salahuddin, "Ferroelectric negative capacitance FETs: RF modeling and performance enhancement techniques," *IEEE Journal of Solid-State Circuits*, vol. 54, no. 5, pp. 1371-1379, 2019.
  - [34] K. S. Chou, J. M. Kang, S. Kim, "Impact of temperature and variability on the RF performance of NCFETs," *Proceedings IEEE International Symposium Quality Electronic Design, ISQED, Santa Clara, CA, USA*, pp. 1-5, 2020.
  - [35] T. Liang and J. Roy, "Negative capacitance FinFETs for analog and RF circuits: A comprehensive review," *IEEE Access*, vol. 8, pp. 10456-10469, 2020.
  - [36] L. H. Zheng, H. Z. Wang, X. M. Xie, "Design of RF front-end using NCFETs for 5G communication," *Proceedings IEEE International Conference on Communications, Dublin, Ireland*, pp. 1-6, 2020.
  - [37] S. Kumar, A. Dixit, N. C. Bansal, "Analysis of RF figure-of-merits for NCFETs using compact modeling," *IEEE Transaction on Device Material Reliability*, vol. 20, no. 1, pp. 120-128, 2020.
  - [38] J. Lee, C. Zuo, C. Shin, "Analog and RF variability in ferroelectric-based NCFETs," *Proceedings IEEE International Symposium on VLSI Technology System and Applied, Hsinchu, Taiwan*, pp. 1-4, 2020.
  - [39] R. Chaujar, "Next-generation NCFET technologies for RF and analog circuits: Opportunities and challenges," *IEEE Transactions on Electron Devices*, vol. 67, no. 10, pp. 4201-4210, 2020.
  - [40] N. Kaushik, S. C. Lee, K. Roy, "Comparative study of analog/RF performance in NCFETs and TFETs for IoT applications," *Proceedings IEEE IoT Conference, Boston, MA, USA*, 2020.
-

- 
- [41] J. P. Kulkarni, M. Ashraf, A. Raychowdhury, “Negative capacitance effects on the RF performance of ultra-scaled devices: Insights from device-circuit co-simulation,” *IEEE Transactions on Electron Devices*, vol. 67, no. 12, pp. 5343-5351, 2020.
  - [42] A. Gupta, M. Si, P. D. Ye, “Low-power analog and RF circuit design with NCFETs: Potential and challenges,” *Proceedings IEEE International Solid-State Circuits Conference, San Francisco, CA, USA*, pp. 256-259, Feb. 2021.
  - [43] Q. Xie, C.-J. Lee, J. Xu, C. Wann, J.Y.-C. Sun, Y. Taur, “Comprehensive analysis of short-channel effects in ultrathin SOI MOSFETs,” *IEEE Transactions on Electron Devices*, vol. 60, no. 6, pp. 1814-1819, 2013.
  - [44] D. Y. Jeon, S. J. Park, M. Mouis, S. Barraud, G. T. Kim, and G. Ghibaudo, “Low-temperature electrical characterization of junctionless transistors,” *Solid State Electron*, vol. 80, pp. 135–141, 2013.
  - [45] A. Kumar, N. Gupta, and R. Chaujar, “TCAD RF performance investigation of transparent gate recessed channel MOSFET,” *Microelectronics Journal*, vol. 49, pp. 36–42, 2016.
  - [46] R. T. Doria, M. A. Pavanello, C. W. Lee, I. Ferain, N. D. Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti, and J. P. Colinge, “Analog operation and harmonic distortion temperature dependence of nMOS Junctionless transistors,” *ECS Transactions*, vol. 31, no. 1, pp. 13–20, 2010.
  - [47] K. N. Leung, P. K. T. Mok, “A comprehensive study on inverter-based CMOS bandgap reference circuits,” *IEEE Journal of Solid-State Circuits*, vol. 38, no. 3, pp. 561-566, 2003.
  - [48] N. Anis, M. Sachdev, E. Macii, “Inverter-based compact design of low-power CMOS current-mode circuits,” *Proceedings IEEE International Symposium Circuits Systems, Bangkok, Thailand*, pp. IV-732-IV-735, 2003.
  - [49] Y. Taur, D. A. Buchanan, W. Chen, D. Frank, “CMOS scaling into the nanometer regime,” *Proceedings IEEE*, vol. 85, no. 4, pp. 486-504, 1997.
  - [50] R. H. Yan, A. Ourmazd, K. F. Lee, “Scaling the Si MOSFET: From bulk to SOI to bulk,” *Proceedings IEEE International Electron Devices Meeting, San Francisco, CA, USA*, pp. 595-598, Dec. 1992.
-

- [51] A. T. Kumar, R. Hegde, V. R. Rao, "MOSFET-based voltage reference circuits: An overview," *IEEE Transactions on Circuits and Systems I*, vol. 55, no. 12, pp. 3525-3539, 2008.
- [52] D. Li, C. Huang, "A low power and high-performance MOSFET-based inverter with temperature compensation," *Proceedings IEEE International Conference Electron Devices Solid-State Circuits, Hong Kong, China*, pp. 1-2, Jun. 2014.
- [53] J. Lienig, H. E. Graeb, "MOSFET-based design in the nanometer era: Challenges and opportunities," *IEEE Circuits Systems Magazine*, vol. 9, no. 2, pp. 6-16, 2009.
- [54] F. Crupi, A. U. Khandaker, F. Roccaforte, "MOSFET-based inverter with high immunity to process variations," *Proceedings IEEE International Symposium Circuits Systems, Seoul, South Korea*, pp. 2941-2944, 2012.

# 6

## CHAPTER

### ***Self-Consistent LCAO based DFT analysis of high-k spacers on Gate-Stacked NCFET for improved device-circuit performance***

---

- ❖ *This chapter discusses the impact of the high-k spacers on the analog/RF and inverter-based parameter performance of Gate-Stacked NCFET.*
  - ❖ *Self-consistent LCAO-based DFT analysis is done for the spacer materials regarding band structure, PDOS, and Hartree potential. Maximum PDOS is observed for the HfO<sub>2</sub> spacer with minimum Hartree potential.*
  - ❖ *The switching ratio ( $I_{on}/I_{off}$ ) is discussed for GS-NCFET with different types of spacers. The leakage current of S3 (GS-NCFET with HfO<sub>2</sub> spacer) is reduced by 25.92 % to S0 (GS-NCFET with no spacer), and three decimal points increase the switching ratio. The short channel effects (SCEs) like subthreshold swing (SS) and drain-induced barrier lowering (DIBL) are extracted at drain-source voltage ( $V_{ds}$ ) of 0.5 V. Threshold voltage and DIBL value of S3 decreased by 16.66% and 41.17%, respectively, compared with S0.*
  - ❖ *It is found that the switching ratio of the S3 configuration increased, thereby improving the analog performance in terms of transconductance, device efficiency, intrinsic gain, and early voltage compared to the S0 configuration.*
  - ❖ *In addition, the voltage transfer characteristic (VTC) curve of GS-NCFET with a spacer-based inverter is considered for digital application purposes, and the transition region is drawn out for all the device architecture-based inverters. Essential parameters like propagation time delay for input and corresponding output curve for FET-based inverters and their rise/fall time are evaluated to study the application purposes.*
  - ❖ *Consequently, the proposed GS-NCFET device with an HfO<sub>2</sub> spacer would be an attractive solution for low-power and high-performance CMOS circuits.*
-

In **Chapter 5**, Modified NCFETs' temperature analysis includes threshold voltage, drain current, subthreshold slope, and inverter-based parameters. Understanding these effects is essential for designing any device that maintains consistent performance and reliability under varying thermal conditions. Engineers use empirical data and theoretical models to account for temperature effects in circuit design and system optimization, ensuring that electronic devices operate effectively within their specified temperature ranges. The device uses spacers with different dielectric constants for further reliability tests.

## **6.1 INTRODUCTION**

In MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor) technology, spacers play a vital role in ensuring these semiconductor devices' performance, reliability, and scalability. As MOSFETs are used in a wide range of electronic applications, from simple circuits to complex integrated circuits, the precise control of their electrical properties is essential. Spacers contribute significantly to achieving this control [1-3]. Here's a detailed look at why spacers are necessary for MOSFETs: One of the primary functions of spacers is maintaining a proper distance between the gate electrode and the source/drain regions. In MOSFETs, the gate voltage controls the current flowing between the source and drain. Managing the distances between these regions becomes increasingly challenging as devices become smaller. Spacers help precisely define this spacing, which is crucial for controlling the channel length and ensuring that the MOSFET operates within its intended parameters [4]. Further, as MOSFETs scale down to smaller dimensions, short-channel effects become more pronounced. These effects arise when the channel length of the MOSFET becomes comparable to the distance between the source and drain regions, leading to reduced control over the channel and increased leakage currents. Spacers help to mitigate these issues by acting as physical barriers that isolate the gate from the source and drain, thereby improving

the electrostatic control over the channel and reducing leakage currents [5-7]. This is particularly important in advanced technology nodes where short-channel effects are a major challenge. Furthermore, in advanced MOSFET designs, spacers are used to control the extent of the source and drain extension. By adjusting the thickness of the spacers, manufacturers can fine-tune the device's electrical characteristics, such as threshold voltage and drive current. This control is essential for optimizing the performance of the MOSFET, especially in high-speed or low-power applications where precise electrical characteristics are required.

Moreover, gate leakage is a significant issue in modern MOSFETs, particularly as device dimensions continue to shrink. Spacers are crucial in preventing direct contact between the gate and the source/drain regions, which can lead to leakage currents. By providing a robust insulating layer, spacers help to minimize these leakage paths, thereby enhancing the overall efficiency and performance of the MOSFET [8-10]. This is crucial for maintaining the device's reliability and reducing power consumption. In addition to their primary functions, spacers can influence the channel region's mechanical strain. Strain engineering is used to enhance carrier mobility and improve the performance of the MOSFET. By adjusting the spacer thickness and material properties, manufacturers can control the channel's strain, leading to better device performance. This aspect is particularly relevant in high-performance applications where every bit of enhancement can make a significant difference. The dielectric constant of spacer materials is critical in MOSFET design due to its impact on gate-to-source/drain capacitance, short-channel effects, threshold voltage stability, leakage current minimization, and overall device scaling and performance. The appropriate spacer material with the suitable dielectric constant is essential for achieving optimal MOSFET performance, reliability, and efficiency.

In summary, spacers are essential in MOSFETs for maintaining precise gate-source and gate-drain distances, mitigating short-channel effects, controlling source-drain extensions, preventing gate leakage, and enabling strain engineering. As MOSFET technology advances, spacers become increasingly critical in achieving optimal performance and reliability in semiconductor devices. The following outline constitutes this chapter's structure: The second section includes the DFT calculation for the spacer's material. Spacers function as insulators or dielectrics. A computation for spacer materials is conducted using the linear combination of atomic orbital (LCAO)-based density functional theory (DFT). The study analyses the band structure, projected density of states (PDOS), and Hartree potentials of AIR spacers, SiO<sub>2</sub> spacers, and HfO<sub>2</sub> spacers. In the third section, the Gate-Stacked-NCFET (GS-NCFET) is discussed with the physical models used in the simulation work. The later part of the chapter discusses the results obtained through simulation. The impact of different dielectric constant spacers on the parameters of GS-NCFET is discussed. The effect of spacers on the GS-NCFET explores the new approaches for digital applications with improvements in circuit parameters.


## **6.2 LCAO-BASED DFT CALCULATION FOR SPACERS**


Density Functional Theory (DFT) is a computational quantum-mechanical modeling method used to study the electronic structure of many-body systems like atoms, molecules, non-equilibrium Green's functions linked to electrical devices, and the condensed phases. The properties of many-electron systems can be determined by using a functional that is a function of another function. In DFT, electron density functional are used to investigate the structural properties. DFT calculations predict material behaviour based on quantum mechanical considerations without requiring its fundamental material properties. Atomic modeling using the DFT supports verifying the characteristics of materials. DFT analysis

using the LCAO (Linear Combination of Atomic Orbital) is done to overcome the problem of being unable to solve the Schrodinger equation for a system with more than one electron [11]. In this, the overall wave function is the superposition of individual orbitals. The spacers used in the GS-NCFET have their structural properties, so the device's application must differ. In this work section, the author discussed the structural properties of different spacer materials.

One assumption is taken for this work that due to the unavailability of air molecule structure in the quantum ATK database, we investigate the structural properties of helium ( $k=1.000074$  at  $0^\circ\text{C}$  and  $1\text{atm}$ ), which has nearly the same dielectric constant of air ( $k=1$ ). **Figure 6.1(a)** shows the crystal structure with the respective band structure of He,  $\text{SiO}_2$ , and  $\text{HfO}_2$  in the HCP, SC, and SC lattice, respectively. The lattice parameters are taken for helium are  $a=5.1156\text{ \AA}$ ,  $b=5.1156\text{ \AA}$ ,  $c=1.633\times a\text{ \AA}$ ,  $\alpha=90^\circ$ ,  $\beta=90^\circ$ ,  $\gamma=120^\circ$ , for  $\text{SiO}_2$  are  $a=1.25688\text{ \AA}$ ,  $b=1.25688\text{ \AA}$ ,  $c=1.25688\text{ \AA}$ ,  $\alpha=90^\circ$ ,  $\beta=90^\circ$ ,  $\gamma=90^\circ$ , and for  $\text{HfO}_2$  are  $a=1.25688\text{ \AA}$ ,  $b=1.25688\text{ \AA}$ ,  $c=1.25688\text{ \AA}$ ,  $\alpha=90^\circ$ ,  $\beta=90^\circ$ ,  $\gamma=90^\circ$ . The band structure shows the electronic transitions with direct and indirect bandgap between the conduction band and valence band, which defines the actual transition probability in the material. As there is no region without the bands above the fermi energy in the case of helium band structure and the valence band top and conduction band bottom are located at the same Brillouin zone, this would behave like a conductor. In the case of  $\text{SiO}_2$  and  $\text{HfO}_2$ , a region with no bands above the fermi energy level called bandgap shows these materials' insulating properties [12]. The direct and indirect bandgap of He,  $\text{SiO}_2$ , and  $\text{HfO}_2$  is  $0\text{ eV}$ ,  $0\text{ eV}$ ,  $10.42\text{ eV}$ ,  $10.14\text{ eV}$ , and  $2.80\text{ eV}$ ,  $2.68\text{ eV}$ , respectively. Also, the valence band and conduction band edge of He is at  $0\text{ eV}$ ,  $\text{SiO}_2$  at  $-5.07\text{ eV}$  and  $5.06\text{ eV}$ , and  $\text{HfO}_2$  at  $-1.32\text{ eV}$  and  $1.35\text{ eV}$  shown in **Figure 6.1(b)**. Further, **Figure 6.1(c)** defines the projected density of states (PDOS) concerning the energy for Helium,  $\text{SiO}_2$ , and  $\text{HfO}_2$ . It gives the projection of a particular

orbital of a specific atom on the density of states. So, if sum over all the projections, one will have the total density of the state, or simply, the DOS. The PDOS for helium is the highest, and for  $\text{HfO}_2$ , it is lesser, which shows a better spacer quality by enhancing the fringing of the electric field around the gate stack of the device compared to the  $\text{SiO}_2$ -spacers [13]. Furthermore, the Hartree potential is expressed in **Figure 6.1(d)** for all types of spacer materials. The Hartree potential is defined as the electrostatic potential from the electron charge density and must be calculated from the Poisson's Equation (6.1):






**Figure 6.1:** (a) Atomic structure (b) Band structure (c) PDOS (d) The Hartree potential corresponding to He (assumed Air molecule), SiO<sub>2</sub>, and HfO<sub>2</sub> [14].

$$\nabla^2 V_H[n](r) = -4\pi n(r) \quad (6.1) \quad [12]$$

Poisson's Equation is a second-order differential equation, and a boundary condition is required to fix the solution. Molecular systems have the boundary condition that the potential goes asymptotically to zero. In bulk systems, the boundary condition is that the potential is periodic. The lower the Hartree potential, the more stable the atomic structure. Atoms take less time to move at lower potential from one orbit to another. HfO<sub>2</sub> has the lowest Hartree potential among all discussed materials [12].

### 6.3 DEVICE ARCHITECTURE AND PHYSICAL MODELS

As previously discussed in Chapter 4, the architecture of NCFET, a high-k dielectric material ( $\text{HfO}_2$ ) ( $k=25$ ) layer in the substrate region as Buried Oxide (BOX) as well as in the gate stack is used and is shown in **Figure 6.2** [14]. The device dimensions of both devices are the same as the channel length ( $L_g$ ) of 25 nm, and extensions of source/drain on both sides of the channel region are taken at 10 nm.



**Figure 6.2:** Gate-Stacked Negative Capacitance Field Effect Transistor (GS-NCFET) Device architecture [14].

The gate stack's oxide thickness is fixed at 1 nm (0.5 nm  $\text{SiO}_2$ +0.5 nm  $\text{HfO}_2$ ). The substrate region is doped with a uniform p-type of  $1 \times 10^{16} \text{ cm}^{-3}$  concentration. The source/drain region is heavily n-type Gaussian doped with  $1 \times 10^{20} \text{ cm}^{-3}$  concentration. The thickness of high-k dielectric in the substrate region is kept at 5 nm. Further, **Figure 6.3** shows the channel region of GS-NCFET with the attachments of different types of spacers. S0 denotes the GS-NCFET without the spacers, S1 denotes the GS-NCFET with 5 nm length air ( $k=1$ ) spacers, S2 specifies the GS-NCFET with 5 nm length  $\text{SiO}_2$  ( $k=3.9$ ) spacers, and S3 shows the GS-NCFET with 5 nm length  $\text{HfO}_2$  ( $k=25$ ) spacers around the gate terminal.

In addition, device methodology includes the FE layer set down on the gate dielectric of the baseline MOSFET. The polarization direction of the FE material is parallel

to the gate stack. VISUAL Technology-Computer-Aided-Design (VISUAL TCAD) is capable of solving the Landau-Khalatnikov (L-K) equations of electric field used for the FE layer as a function of polarization (P) given as Equation (6.2):

$$E_{FE} = 2\alpha P + 4\beta P^3 + 6\gamma P^5 - 2g\Delta P + \rho \left\langle \frac{dP}{dt} \right\rangle \quad (6.2) [15]$$




Figure 6.3: GS-NCFET with no spacer (S0) Air spacer (S1) SiO2 spacer (S2) HfO2 spacer (S3) [14].

Poisson's Equation and other physical models like impurity scattering, mobility degradation due to surface roughness scattering, and phonon scattering, specific to scaled devices. As the quantum mechanical confinement can be modelled and stabilized by changing the gate work function and oxide thickness, it is not assumed for the simulation work. The viscosity coefficient ( $\rho$ ) and the domain interaction coefficient ( $g$ ) in the L-K equation are  $0.18 \, \Omega\text{cm}$  and  $10^{-10} \, \text{m}^3/\text{F}$ , respectively.

By using the doping technique in HfO<sub>2</sub>-based FE, the coercive field ( $E_c$ ) and remnant polarization ( $P_r$ ) of  $1 \, \text{MV/cm}$  and  $6 \, \mu\text{C/cm}^2$  are achieved, corresponding to L-K

constants  $\alpha = -2.165 \times 10^{11} \text{ cm/F}$ ,  $\beta = 3.007 \times 10^{21} \text{ cm}^5/(\text{FC}^2)$ ,  $\gamma = 0.000 \text{ cm}^9/\text{FC}^4$ . The basic DDML1 equations followed by the simulators are given in Equations (6.3), (6.4), and (6.5).

$$\frac{\partial n}{\partial t} = \nabla \cdot (\mu_n n E_n + \mu_n \frac{k_b T}{q} \nabla n) - (U - G) \quad (6.3) [15]$$

$$\frac{\partial p}{\partial t} = -\nabla \cdot (\mu_p p E_p - \mu_p \frac{k_b T}{q} \nabla p) - (U - G) \quad (6.4) [15]$$

$$\nabla \cdot \epsilon \nabla \Psi = -q(p - n + N_D^+ - N_A^-) \quad (6.5) [15]$$

Where  $\Psi$  is the electrostatic potential of vacuum level, the concentration of electron and hole is noted by  $n$  and  $p$ , respectively,  $N_D^+$  and  $N_A^-$  define the ionized impurity concentrations, and  $q$  is the electron charge magnitude.  $E_n$  and  $E_p$  are the effective driving electrical field for electrons and holes.  $\mu_n$  and  $\mu_p$  are mobilities of electrons and holes, respectively.  $U$  is the recombination rate, and  $G$  is the generation rate of both electrons and holes. All other symbols have their specific standard meanings. All other S0, S1, S2, and S3 regions are identical. Simulation work for all the device architectures is carried out on the VISUAL TCAD simulator. All comparison parameters are done on the  $V_{ds}=0.5 \text{ V}$ .

## 6.4 RESULTS AND DISCUSSIONS

### 6.4.1 Comparison of Conventional NCFET and GS-NCFET

In this section, the improvement factor of GS-NCFET over the conventional NCFET, followed by the effect of different spacers on the GS-NCFET, is discussed. **Figure 6.4** shows the transfer characteristics of conventional NCFET and GS-NCFET at constant drain-source voltage,  $V_{ds} = 0.5 \text{ V}$ , which shows GS-NCFET has higher on-current and lower leakage current, explaining the improved behaviour of GS-NCFET by the use of high-k dielectric material in gate stack [14].





Figure 6.4: Transfer characteristics comparison of conventional NCFET and GS-NCFET [14].

Figure 6.5: Comparison of (a)  $I_{on}$  current. (b)  $I_{off}$  current. (c) Switching ratio ( $I_{on}/I_{off}$ ) for S0, S1, S2, and S3 configuration [14].


### 6.4.2 Effect of spacers on Switching profile and SCEs of GS-NCFET

**Figure 6.5(a)** shows the comparison of on-current for S0, S1, S2, and S3. S0 has the lowest on-current and increases as the dielectric constant of the spacers increases, i.e. S1, S2, and S3. Also, the leakage current starts decreasing in the same trend shown in **Figure 6.5(b)**.

The reason for the trend is that the spacers insulate the source and drain region from the gate terminal, which diminishes the gate leakage current and significantly increases the switching ratio of a particular device [15-17]. Another explanation for this trend is the enhancement in the fringing of the electric field due to the application of high-k dielectric constant spacers, i.e. SiO<sub>2</sub> and HfO<sub>2</sub>. Thus, it reduces the effective gate voltage that lowers the transverse electric field responsible for carrier tunnelling through the gate oxide. This insulation increases as the dielectric constant of the spacer increases. Here, the Air spacer has the lowest dielectric constant value, 1, and HfO<sub>2</sub> has the highest dielectric constant value ( $k = 25$ ). So, the S3 has the highest switching ratio, as verified by **Figure 6.5(c)**. Furthermore, when the  $L_g$  is in the same order of magnitude as the width of the depletion layer, then the MOSFET device is considered to have SCEs. However, at the cost of these SCEs, operation speed and number of components per chip increase [18].

Because of SCEs, two physical phenomena are attributed. One is the limitation imposed on electron drift characteristics in the channel, and the other is modifying the threshold voltage. Two specific SCEs are SS and DIBL. **Figure 6.6(a)** shows the  $V_{th}$  and DIBL variation with the different types of spacers. The variation shows the decreasing value of  $V_{th}$  and DIBL as the dielectric constant of spacers increases, i.e. S0, S1, S2, and S3. The device S0 has the maximum value of  $V_{th}$  and DIBL and starts decreasing for S1, S2, and S3. DIBL is calculated as formulated in Equation (6.6). Reduced DIBL further minimizes the threshold voltage roll-off problem. The drain coupling to the channel through

gate dielectric and spacer reduces as the spacer-k value increases [19]. As discussed in the previous section, the high-k spacers enhance the fringing electric field, directly giving better control over the junction depletion region near the drain side, thus reducing the DIBL effect. Also, as we know, multi-gate structures exhibit good immunity against short channel and degradation effects compared to single-gate FETs. In this case, the immunity to short-channel effects in single-gate FETs is achieved through a combination of material advancements, device structure optimization, and innovative designs, allowing for continued scaling of transistor dimensions and improved performance in integrated circuits. The device structure can be optimized to minimize the influence of the drain on the channel. For example, introducing lightly doped drain (LDD) regions or using halo doping techniques can reduce the electric field at the drain/channel interface, mitigating DIBL. In addition, the SS variation in linear and saturation for S0, S1, S2, and S3 is shown in **Figure 6.6(b)**.



**Figure 6.6:** Comparison of (a)  $V_{th}$  and DIBL. (b) SS in linear and saturation regions for S0, S1, S2, and S3 configurations [14].

The SS value in both regions shows a decreasing trend as we move from S0 to S3. SS in the linear region is extracted at  $V_{gs} = 0.1$  V, SS in the saturation region is extracted at  $V_{gs} = 1$  V, and  $V_{ds}$  are kept constant at 0.5 V. Subthreshold swing defines the required gate-

source voltage to change the drain current by one decade. It is clear that the threshold voltage for GS-NCFET with HfO<sub>2</sub> spacer, i.e. S3, has the lowest value. So, the SS value for the S3 is also the lowest and approaches the standard Boltzmann tranny limit, which is 60 mV/dec. S0 has the maximum SS value, and S1 and S2 show the decrement values and can be extracted as given in Equation (6.7).

$$\text{DIBL} = \frac{\partial V_{th}}{\partial V_{ds}} \quad (6.6) [20]$$

$$\text{SS} = \frac{\partial V_{gs}}{\partial \log I_D} \quad (6.7) [20]$$

This variation in SS shows better gate control to channel due to the assistance of high-k dielectric spacers. The higher driving current and lower leakage current achieved using the high-k dielectric spacer effectively enhance the device's performance and reduce power dissipation.

### 6.4.3 RF/analog parameters of spacers-based GS-NCFET

Analog parameters like transconductance ( $g_m$ ) and transconductance generation factor (TGF) are discussed for S0, S1, S2, and S3. **Figure 6.7(a)** shows the  $g_m$  variation concerning the gate-source voltage at constant  $V_{ds} = 0.5$  V. The curve shows that the peak values of  $g_m$  are highest for S3 and lowest for S0 because of an enhanced fringing electric field of HfO<sub>2</sub> spacer. Transconductance is defined by the formula given in Equation (6.8). It depends on the change in drain current with the change in gate-source voltage [20]. Also, Equation (6.9) formulates the TGF of a device. With this help, we can explain the values of TGF shown in **Figure 6.7(b)**. The standard value of TGF is 40 V<sup>-1</sup>, and as we move from S0 to S3, the TGF value increases and approaches the standard value (40 V<sup>-1</sup>) [21].

$$g_m = \frac{\partial I_D}{\partial V_{gs}} \quad (6.8) [11]$$

$$\text{TGF} = \frac{g_m}{I_D} \quad (6.9) [11]$$

$$V_{EA} = \frac{I_D}{g_d} \quad (6.10) [11]$$

$$g_d = \frac{\partial I_d}{\partial V_{ds}} \quad (6.11) [12]$$

$$f_T = \frac{g_m}{2\pi C_{gg}} \quad (6.12) [12]$$

Another FOM for analog application is early voltage, shown in **Figure 6.7(c)**. According to the plot, the GS-NCFET with HfO<sub>2</sub> spacers, i.e., S3 has the highest V<sub>EA</sub> value of 5 V for 0.95 V of V<sub>gs</sub> because of high drain current, and S0 has the minimum value of early voltage of around 3 V at 0.95 V of V<sub>gs</sub>. Early voltage is a parameter to characterize the output resistance and is the inverse of the channel length modulation parameter [22-26]. It can be extracted as formulated in Equation (6.10). Further, Output conductance (g<sub>d</sub>) measures the variation of I<sub>d</sub> concerning the variation of V<sub>ds</sub> with constant V<sub>gs</sub> explicit. Moreover, **Figure 6.7(e)** and Equation (6.12) explain the cut-off frequency variation for the different types of spacers. f<sub>T</sub> defines the frequency value when the current gain is unity, and it is the most important parameter for evaluating the RF application of a device [27]. GS-NCFET with HfO<sub>2</sub> spacers (S3) has the highest f<sub>T</sub> value among S0, S1, and S2, which shows that RF application is better for this device. These trends can also be explained by the fringing of electric fields by the use of high-k spacers.




Figure 6.7: Comparison of (a)  $g_m$ . (b) TGF. (c)  $V_{EA}$ . (d)  $g_d$ . (e)  $f_T$  curves of GS-NCFET with different types of spacers [14].

#### 6.4.4 Effect of spacers on linearity parameters of GS-NCFET

**Figure 6.8(a)** gives the combined plots of peak values of GBP and GFP concerning the different types of spacers. As the  $g_m$  is higher in the case of S3 configuration, the corresponding GBP is also higher. The gain bandwidth product (GBP) and gain frequency product (GFP) are extracted for device architecture at  $V_{gs} = 0.5$  V and  $V_{ds} = 0.5$  V and formulated as Equation (6.13) and (6.14).

$$GBP = \frac{g_m}{20\pi C_{ds}} \quad (6.13) [14]$$

$$GFP = \frac{g_m}{g_d} f_T \quad (6.14)[14]$$

$$TFP = \frac{g_m}{I_d} f_T \quad (6.15) [14]$$

$$GTFP = \frac{g_m}{g_d} \times \frac{g_m}{I_d} f_T = \frac{g_m}{g_d} \times TFP \quad (6.16)[14]$$

$$g_{m2} = \frac{\partial^2 I_d}{\partial^2 V_{gs}^2} \quad (6.17)[14]$$

$$g_{m3} = \frac{\partial^3 I_d}{\partial V_{gs}^3} \quad (6.18) [14]$$

The parasitic capacitance  $C_{gd}$  (gate-to-drain capacitance) is lower in the case of S3 among other architectures, which is why the ratio of transconductance to  $C_{gd}$  is higher for GS-NCFET with HfO2 spacers (S3) than S0, S1, and S2 [27-34]. Further, in the same **Figure 6.8(a)**, a variation of GFP for all types of spacer devices is shown. Due to the lower value of  $(g_m/g_d)$ , the total value of GFP of S3 is lesser than S0, S1, and S2. Furthermore, **Figure 6.8(b)** and Equation (6.15) describe the variation of the transconductance frequency product (TFP) concerning  $V_{gs}$ . As TGF is high for S3, the TFP value of S3 is also the highest among all S0, S1, and S2 as  $g_m$  is higher. Hence, the gain transconductance frequency product (GTFP) is also higher for S3 than S0, S1, and S2, as described in **Figure 6.8(c)** and Equation (6.16). In addition, the linearity parameters like second-order transconductance ( $g_{m2}$ ) and third-order transconductance ( $g_{m3}$ ) are shown in **Figure 6.8(d)** and **6.8(e)**, respectively.





Figure 6.8: Comparison of (a) GBP and GFP. (b) TFP. (c) GTFP. (d)  $gm_2$ . (e)  $gm_3$  corresponds to GS-NCFET with different types of spacers [14].

The main reason for non-linearity in RFICs is the non-linearity of devices, as it produces intermodulation and higher-order harmonics in analog/RF circuits [35-40]. These are responsible for wastage in output power. Therefore, minimization of these distortions is a must objective to do. The variation of these parameters is extracted according to Equations (6.17) and (6.18); extracted  $g_{m2}$  and  $g_{m3}$  of S3 are lowest compared to S0, S1, and S2, which shows the better linearity of a device.

#### 6.4.5 Effect of spacers on parameters of GS-NCFET-based inverter

**Figure 6.9(a)** demonstrates the GS-NCFET-based inverter schematic. This expresses the requirement for two types of GS-NCFET, n-channel, and p-channel, to work correctly without any delay [41-45]. **Figure 6.9(b)** shows the VTC characteristics of the GS-NCFET-based inverter. Four curves show the corresponding spacer-based inverter plot lines. From the curves, one can conclude that the transition region from high to low output is minimal for the S3-based inverter, which shows the maximum noise margin for the particular circuit. On the other hand, the transition region decreases for S0, S1, and S2 with an increased dielectric constant value, respectively.






Figure 6.9: (a) Schematics of GS-NCFET-based inverter. (b) VTC curve. (c) propagation delay. (d) rise time and fall time of GS-NCFET-based S0, S1, S2, and S3 inverters [14].

Further, **Figure 6.9(c)** describes the propagation delay low-to-high ( $t_{pLH}$ ) (and high-to-low ( $t_{pHL}$ )), which is the delay when output switches from low-to-high (and high-to-low) after input switches from high-to-low (low-to-high). The delay is commonly calculated at 50% input-output switching. The speed of logic is defined by the propagation delays [46-49]. A typical complex system has 20-50 propagation delays per clock cycle. Total propagation delay is calculated with the mean of  $t_{pHL}$  and  $t_{pLH}$  shown in Equation (6.19).

$$t_p = \left\langle \frac{t_{pHL} + t_{pLH}}{2} \right\rangle \quad (6.19) [14]$$

Further, **Figure 6.9(d)** shows the rise ( $t_r$ ) and fall time ( $t_f$ ) for concerned device structures, which shows that both parameters have the minimum value for GS-NCFET with HfO<sub>2</sub> spacers, i.e., S3. Rise time ( $t_r$ ) is defined as the time during a transition when the output switches from 10% to 90%, and fall time ( $t_f$ ) is referred to as the time taken by the output waveform to switch from 90% to 10% [50-54].

## 6.5 SUMMARY

This section concludes that GS-NCFET with HfO<sub>2</sub> spacer shows improved results compared to other spacers like air and SiO<sub>2</sub>. LCAO-based DFT analysis shows the characteristics of different types of spacers. Maximum PDOS is observed for the HfO<sub>2</sub>

spacer with minimum Hartree potential. The band structure shows the allowed transactions for the electrons. The leakage current of S3 is reduced by 25.92 % to S0, and three decimal points increase the switching ratio.

Further, the threshold voltage and DIBL value of S3 decreased by 16.66% and 41.17%, respectively, compared with S0. The SCEs of S3, like SS in linear and saturation, reduced by 14.58% and 17.02% compared to the S0 device architecture. Furthermore,  $g_m$ , TGF,  $g_d$ ,  $V_{EA}$ , and  $f_T$  improved multiple times more than other device architectures like S0, S1, and S2. Moreover, the linearity parameters like  $g_{m2}$  and  $g_{m3}$  were minimized in the case of GS-NCFET with  $HfO_2$  spacers. In addition, the VTC characteristics of GS-NCFET are discussed for all types of spacers, and S3 shows the minimum transition region than other device architecture with a 42.85% decrement and better propagation delay with less  $t_r$  and  $t_f$ . So, the chapter concludes that the GS-NCFET with  $HfO_2$  spacer is a reliable candidate for digital application.

Following a comprehensive analysis of the analog and RF characteristics of the GS-NCFET, it is imperative to address the circuit modeling concerns associated with this proposed device. Therefore, to ensure the device's reliability, it is crucial to explore its device modeling, which will be the primary focus area of the next chapter.

## 6.6 REFERENCES

- [1] Q. Xie, C.-J. Lee, J. Xu, C. Wann, J.Y.-C. Sun, and Y. Taur, "Comprehensive analysis of short-channel effects in ultrathin SOI MOSFETs," *IEEE Transactions on Electron Devices*, vol. 60, no. 6, pp. 1814-1819, 2013.
- [2] H. Takeuchi, S. Narasimha, and T. King, "Spacer-defined metal gate FinFET with sub-10-nm fin width," *IEEE Electron Device Lett.*, vol. 25, no. 8, pp. 529-531, 2004.
- [3] K. Huet, J. Vleugels, and G. J. Vermeire, "Spacer engineering for sub-20 nm gate length CMOS," *Microelectronic Engineering*, vol. 84, no. 9-10, pp. 2390-2393, 2007.
- [4] K. Kuhn, M. Giles, D. Becher, et al., "Process technology variation," *IEEE Transactions on Electron Devices*, vol. 58, no. 8, pp. 2197-2208, 2011.
- [5] S. Narasimha, G. Leobandung, A. Khakifirooz, et al., "High-performance 45nm SOI CMOS technology with 10 levels of metal interconnects," *Proceedings of International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, pp. 1-4, 2006.
- [6] Y. Liao, S. Kim, S. Wu, et al., "Analysis of performance variations due to spacer thickness in nanoscale CMOS devices," *IEEE Transactions Electron Devices*, vol. 59, no. 5, pp. 1210-1216, 2012.
- [7] H. S. Yang, M. H. Na, M. A. Guillorn, et al., "Scaling of double-gate MOSFETs with spacer optimization for 16 nm CMOS technology," *IEEE Transactions on Electron Devices*, vol. 56, no. 11, pp. 2602-2611, 2009.
- [8] C. H. Lee, S. Y. Lee, and D. J. Kim, "Spacer formation and its impact on source/drain engineering in FinFET technology," *IEEE Transactions on Electron Devices*, vol. 58, no. 9, pp. 2926-2932, 2011.
- [9] N. Aghanim, A. Farcy, P. Asenov, et al., "Impact of spacer engineering on short-channel effects in 14-nm gate-length bulk CMOS," *IEEE Transactions on Electron Devices*, vol. 58, no. 9, pp. 2895-2901, 2011.
- [10] J. D. Lee, T. Y. Lee, Y. C. Lee, et al., "Spacer design for low-leakage high-performance bulk FinFETs with 14nm technology node," *Proceedings on International Symposium VLSI Technology and System Applied*, Hsinchu, Taiwan, pp. 1-2, 2015.
- [11] R. Mann, R. Chaujar, "DFT based Atomic Modeling and Temperature Analysis on the RF and VTC curve of high-k dielectric layer-assisted NCFET," *Physica Scripta*, vol. 99, no. 1, pp. 015029, 2024.
- [12] R. Mann, R. Chaujar, "DFT-based Atomic Calculation of Si-doped HfO<sub>2</sub> and Effect of its Negative Capacitance on Analog/RF, and VTC Parameters of MOSFET," *Silicon* vol. 16, pp. 1237-1252, 2024.
- [13] S. T. Chang, Y. Kim, S. H. Lee, et al., "Spacer technology and its impact on nanoscale MOSFET device variability," *IEEE Transactions on Electron Devices*, vol. 64, no. 3, pp. 1071-1077, 2017.
- [14] R. Mann, R. Chaujar, "Self-Consistent LCAO Based DFT Analysis of High-k Spacers and its Assessment on Gate-Stacked NCFET for Improved Device-Circuit Performance," *Silicon*, vol. 16, no. 2, pp. 1-13, 2024.

- 
- [15] VISUAL TCAD manual “<https://www.cogenda.com/article/VISUALTCAD>”.
  - [16] M. Si, Y. Ye, and P. D. Ye, “Performance analysis of high-k spacer in 10-nm negative capacitance FinFET,” *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1257–1263, 2018.
  - [17] A. K. Saha, S. Agarwal, and S. K. Gupta, “Effect of high-k spacer on electrostatic control in NCFETs,” *Proceedings of International Symposium VLSI Technology and System Applications, Hsinchu, Taiwan*, pp. 1–4, 2018.
  - [18] J. L. Padilla, T. Ghosh, and A. Ionescu, “Analytical modeling of high-k spacers in ferroelectric NCFETs for performance optimization,” *IEEE Transactions on Electron Devices*, vol. 66, no. 3, pp. 1085–1092, 2019.
  - [19] R. Mann and R. Chaujar, “Impact of LCAO-DFT analysed Si-HfO<sub>2</sub> on GS-NCFET with its Digital Application,” *2024 IEEE 19th International Conference on Nano/Micro Engineered and Molecular Systems (NEMS), Kyoto, Japan*, pp. 1-4, 2024.
  - [20] K. Tahira, M. H. Lee, and S. Salahuddin, “Modeling of high-k gate spacer and its influence on short channel effects in negative capacitance MOSFETs,” *IEEE Journal of Electron Devices Society*, vol. 7, pp. 230–236, 2019.
  - [21] D. K. Sharma, A. Srivastava, and R. Chauhan, “Influence of high-k spacers on the subthreshold behavior of nanoscale NCFETs,” *IEEE Access*, vol. 7, pp. 57429–57436, 2019.
  - [22] J. J. Cha, W. Y. Jeong, and Y. H. Kim, “High-k spacers for improved subthreshold slope and DIBL in NCFETs,” *IEEE Transactions on Nanotechnology*, vol. 18, pp. 600–605, 2019.
  - [23] H. Amrouch, B. Meyer, and J. Henkel, “Impact of high-k dielectric spacers on performance and reliability of ferroelectric NCFETs,” *IEEE Transactions on Electron Devices*, vol. 67, no. 7, pp. 2958–2964, 2020.
  - [24] A. K. Keshri, P. A. Nayak, and D. Sarkar, “Optimization of high-k spacer in junctionless NCFETs for enhanced performance,” *IEEE Transactions on Electron Devices*, vol. 67, no. 11, pp. 4864–4870, 2020.
  - [25] P. K. Rout and N. Agrawal, “Design of high-k dielectric spacer for improved performance and scalability in multi-gate NCFETs,” *IEEE Transactions on Electron Devices*, vol. 68, no. 2, pp. 563–569, 2021.
  - [26] H. S. Nayak and B. Raj, “Impact of spacer engineering on RF performance of NCFETs,” *IEEE Trans. Electron Devices*, vol. 66, no. 5, pp. 2172–2178, 2019.
  - [27] S. Khan, A. Shukla, and S. Pandey, “Analog/RF performance analysis of NCFETs with high-k spacers,” *IEEE Transactions on Nanotechnology*, vol. 17, no. 4, pp. 729–736, 2018.
  - [28] T. J. K. Liu, R. Venugopal, and S. Salahuddin, “RF analysis of short-channel NCFETs with spacer optimization,” *IEEE Transactions on Electron Devices*, vol. 65, no. 8, pp. 3266–3273, 2018.
  - [29] A. K. Saha, K. Shankar, and S. Agarwal, “Impact of spacer engineering on the RF figure-of-merit of NCFETs,” *IEEE Journal on Electron Devices Society*, vol. 6, pp. 472–478, 2018.
-

- 
- [30] M. Si, P. D. Ye, and Z. Li, "High-frequency characteristics of NCFETs with engineered spacers," *IEEE Transactions on Electron Devices*, vol. 66, no. 11, pp. 4825–4831, 2019.
  - [31] D. K. Sharma, A. Srivastava, and R. Chauhan, "Analysis of spacer impact on RF performance of NCFETs for advanced CMOS technology," *IEEE Access*, vol. 8, pp. 43368–43376, 2020.
  - [32] P. K. Rout and M. Agrawal, "Spacer engineering and its effect on analog/RF performance of NCFETs," *IEEE Transactions on Nanotechnology*, vol. 18, pp. 1016–1023, 2019.
  - [33] A. N. Verma and S. Ghosh, "Modeling and optimization of spacer impact on RF performance of NCFETs for low-power applications," *IEEE Transactions on Electron Devices*, vol. 67, no. 3, pp. 1034–1040, 2020.
  - [34] V. Kaushik, A. Jain, and B. Raj, "Spacer engineering for improved analog/RF metrics in NCFETs," *IEEE Access*, vol. 7, pp. 134656–134664, 2019.
  - [35] H. Amrouch, M. Habeeb, and J. Henkel, "Design optimization of spacers for RF performance in ferroelectric NCFETs," *IEEE Transactions on Nanotechnology*, vol. 19, pp. 144–151, 2020.
  - [36] R. Venugopal, S. Salahuddin, and T. J. K. Liu, "Linearity improvement in NCFETs through spacer engineering," *IEEE Transactions on Electron Devices*, vol. 66, no. 7, pp. 3055–3062, 2019.
  - [37] A. K. Saha, M. Si, and P. D. Ye, "Impact of high-k spacers on the linearity of analog and RF NCFETs," *IEEE Transactions on Nanotechnology*, vol. 18, pp. 601–608, 2019.
  - [38] M. Habeeb, H. Amrouch, and J. Henkel, "Spacer engineering for improved linearity in RF NCFETs," *IEEE Transactions on Electron Devices*, vol. 67, no. 5, pp. 1907–1914, 2020.
  - [39] A. Gupta, P. Rout, and N. Agrawal, "Spacer optimization for enhancing linearity in NCFETs for analog/RF applications," *IEEE Access*, vol. 8, pp. 112110–112119, 2020.
  - [40] S. Khan, A. Shukla, and S. Pandey, "Linearity enhancement using optimized spacer engineering in NCFETs," *IEEE Journal of Electron Devices Society*, vol. 7, pp. 785–791, 2019.
  - [41] D. K. Sharma, R. Chauhan, and A. Srivastava, "Impact of high-k spacer materials on linearity characteristics of NCFETs," *IEEE Transactions on Electron Devices*, vol. 67, no. 9, pp. 3589–3596, 2020.
  - [42] P. K. Rout and N. Agrawal, "Improved linearity in sub-10nm NCFETs through dual-k spacer engineering," *IEEE Transactions on Nanotechnology*, vol. 18, pp. 903–910, 2019.
  - [43] V. K. Jain, A. N. Verma, and S. Ghosh, "Analytical modeling of the linearity of NCFETs with varying spacer materials," *IEEE Access*, vol. 7, pp. 167035–167042, 2019.
  - [44] M. H. Lee, K. Tahira, and S. Salahuddin, "Spacer effects on the linearity and RF figure-of-merit in NCFETs," *IEEE Transactions on Electron Devices*, vol. 67, no. 2, pp. 618–625, 2020.
-

- 
- [45] A. K. Singh and K. S. Roy, "Linearity performance improvement in NCFETs using asymmetric spacers," *IEEE Transactions on Electron Devices*, vol. 67, no. 6, pp. 2556–2563, 2020.
  - [46] S. Salahuddin, H. Amrouch, and J. Henkel, "Impact of spacer design on inverter performance using NCFETs," *IEEE Transactions on Electron Devices*, vol. 66, no. 4, pp. 1761–1767, 2019.
  - [47] A. K. Singh and P. Rout, "Spacer optimization for performance enhancement of NCFET-based inverters," *IEEE Transactions on Electron Devices*, vol. 65, no. 11, pp. 4876–4882, 2018.
  - [48] A. Gupta, R. Chauhan, and N. Agrawal, "Effect of high-k spacer materials on static and dynamic performance of NCFET-based inverters," *IEEE Transactions on Nanotechnology*, vol. 17, no. 12, pp. 1025–1033, 2018.
  - [49] S. Khan and S. Pandey, "Analysis of spacer impact on noise margins and delay in NCFET-based inverters," *IEEE Journal of Electron Devices Socceity*, vol. 6, pp. 524–530, 2018.
  - [50] H. Amrouch, K. Tahira, and S. Salahuddin, "Spacer influence on the power-delay product of NCFET inverters," *IEEE Trans. Electron Devices*, vol. 67, no. 1, pp. 236–242, 2020.
  - [51] M. Si, Y. Ye, and P. D. Ye, "High-k spacer impact on the propagation delay and noise margin of NCFET inverters," *IEEE Electron Device Letters*, vol. 39, no. 9, pp. 1381–1384, 2018.
  - [52] P. Rout, V. Kumar, and N. Agrawal, "Impact of spacer dielectric on voltage transfer characteristics of NCFET inverters," *IEEE Transactions on Electron Devices*, vol. 65, no. 10, pp. 4217–4223, 2018.
  - [53] R. Venugopal, M. H. Lee, and S. Salahuddin, "Spacer-dependent delay and energy efficiency in NCFET-based CMOS inverters," *IEEE Transactions on Nanotechnology*, vol. 18, pp. 469–476, 2019.
  - [54] D. K. Sharma and A. Srivastava, "Spacer material optimization to enhance switching characteristics of NCFET inverters," *IEEE Access*, vol. 8, pp. 39450–39456, 2020.

# 7

## CHAPTER

### *Device and Circuit-level assessment of Gate Stacked NCFET for low-power applications*

---

- ❖ *The chapter demonstrates a Gate-Stacked Negative Capacitance Field Effect Transistor (GS-NCFET) study and the device modeling is done using the Verilog A code in the cadence virtuoso tool.*
  - ❖ *The basic analog parameters like transfer characteristics, transconductance ( $g_m$ ), and transconductance generation factor (TGF), with an improvement of 81.42% (leakage current), 9.97%, and 21.54%, respectively, for GS-NCFET.*
  - ❖ *Further, output characteristics and output conductance ( $g_d$ ) showed a 17.85% decrease in GS-NCFET for the GS-NCFET.*
  - ❖ *Furthermore, the short channel effects for conventional NCFET and GS-NCFET are discussed.*
  - ❖ *Moreover, the authors explored the device-to-circuit modeling using the Verilog A code, which uses the device parameter's ".tbl" files. The symbols of N-GS-NCFET and P-GS-NCFET are generated using the Cadence Virtuoso simulator.*
  - ❖ *The digital application of GS-NCFET is shown as NAND, NOR, and NOT logic gates.*
  - ❖ *It is found that the digital applications of GS-NCFET in terms of logic gates show the proper working of the device with expected input-output curves.*
  - ❖ *Consequently, the proposed GS-NCFET device would be an attractive solution for low-power and high-performance CMOS circuits.*
-

## **7.1 INTRODUCTION**

In the realm of electronic circuit design, one of the most important aspects is the representation of devices and components. Whether it is a simple resistor or a complex microcontroller, how these devices are represented in the design process significantly impacts a project's clarity, functionality, and success. Engineers do not work with the physical forms of these devices when designing circuits; instead, they rely on abstract symbols that represent the functionality of each component. This raises an important question: why are device symbols necessary, and why are physical forms inadequate for circuit design? To answer this, it's crucial to delve into the fundamental role that device symbols play in the process and why they offer significant advantages over physical representations [1-3].

Electronic components come in various shapes and sizes, each with unique physical attributes, including pins, packages, and other intricate details. If an engineer were to design circuits using the physical forms of these devices, it would make the design unnecessarily complicated and difficult to interpret. Circuit design is more about the functional behaviour of devices rather than their physical appearance, and symbols offer an abstract representation that focuses on their electrical role within the circuit. Symbols act as a common language for engineers, simplifying what would otherwise be a visually overwhelming and unnecessarily complex process. Also, schematic diagrams serve as the blueprint for electronic circuits, showing how components are interconnected and how signals flow through the system. If these diagrams were created using the physical forms of devices, the result would be cluttered and chaotic. Physical components vary greatly in size, shape, and orientation, making the layout of a circuit diagram cumbersome and difficult to follow [4-6]. Symbols, on the other hand, are standardized and geometrically simple, which ensures that schematics remain clean, organized, and easy to read. The

simplicity of symbols means that a complex circuit can be broken down into digestible parts, with each device represented in a way that communicates its role in the circuit without being bogged down by irrelevant physical details. This clarity is essential for engineers, as they often need to quickly interpret and analyze circuits, troubleshoot problems, or share their designs with others. Moreover, symbols can be arranged in ways that reflect the logical flow of the circuit, whereas physical forms would force the layout to mirror the actual physical constraints of the components, which can be arbitrary and not necessarily conducive to a readable schematic.

Using symbols allows engineers to focus on how the device functions within the circuit without getting distracted by its physical structure. This abstraction is crucial, as it enables engineers to consider the high-level design of a circuit before getting into the details of physical implementation. One of the key benefits of using device symbols is that they provide a standardized method of representing electronic components. In the world of electronics, there are countless different components, each of which may come in different shapes, sizes, and packaging configurations. However, standardized symbols for each type of component ensure that engineers, regardless of their geographical location, language, or the specific brands of components they are using, can understand each other's schematics. Modern circuit design heavily relies on computer-aided design (CAD) tools that automate many aspects of the design process. If the design process were based on physical forms instead of symbols, automating would be nearly impossible. CAD tools rely on the abstract nature of symbols to generate netlists (which describe electrical connections) and verify a design's logical correctness. Afterwards, these symbols are associated with physical footprints that describe how the device will be mounted on the PCB. In this way, symbols serve as a bridge between the circuit's abstract logic and the final product's physical reality.

This abstraction is essential for enabling modern CAD software's powerful design and verification features [7-9].

In conclusion, converting physical devices into symbols is a fundamental aspect of circuit design because it simplifies the representation of components, enhances the readability of schematics, and focuses on electrical functionality rather than physical appearance. This abstraction, standardization, and clarity are crucial for efficient design, error prevention, and collaboration in the engineering community. Modern electronic design would be far more complicated, error-prone, and less scalable without device symbols. Symbols ensure that circuit design remains a logical, structured, and universally understandable process, paving the way for innovation and effective communication across the global electronics industry.

Device modeling is a critical step in the circuit design process because it allows engineers to predict how components will behave in different scenarios without physically building the circuit [10]. This saves time, reduces costs, and helps optimize the final product's performance. The modeling process involves understanding the device's characteristics, choosing the suitable mathematical representation, implementing it in simulation tools, validating the model against actual data, and refining it for accuracy. Through these steps, engineers can ensure that their designs work as expected, enabling the development of reliable and efficient electronic systems. This chapter uses the Virtuoso tool to model the device for the Gate-Stacked Negative Capacitance Field Effect Transistor (GS-NCFET). The following outline constitutes this chapter's structure: The second section includes the device structure and simulation methodology used. The later part of the chapter discusses the comparison results for conventional NCFET and GS-NCFET obtained through simulation. Then, the next section discusses the device modeling of GS-NCFET using the VISUAL TCAD tool and a symbol generated for n-GS-NCFET and p-GS-

NCFET using the Cadence Virtuoso tool. Lastly, the whole chapter is summarized in the last section.

## 7.2 DEVICE ARCHITECTURE AND PHYSICAL MODELS

VISUAL TCAD designs and simulates the GS-NCFET discussed in **Chapter 5** and shown in **Figure 7.1** [11]. Meshing is applied to solve the current and voltage equations, leading to the calculation points for equations. A very fine mesh is done in the channel region between the source and drain region to calculate the precise values of current and voltages.




Figure 7.1: Gate-Stacked Negative Capacitance Field Effect Transistor (GS-NCFET) Device architecture [11].

The device simulator includes appropriate models for the effect of standard and high electric fields on mobility, doping dependence mobility, and velocity saturation. The drift-diffusion level 1 equation is used along with Poisson's Equation as solvers in the VISUAL TCAD simulator. The Shockley-Read-Hall recombination (SRH model) and the Fermi-Dirac statistics are discussed in **Chapter 2**. The overall simulation framework is given by the Equations (7.1) – (7.3) [12].

$$\frac{\partial n}{\partial t} = \nabla \cdot (\mu_n n E_n + \mu_n \frac{k_b T}{q} \nabla n) - (U - G) \quad (7.1) [12]$$

$$\frac{\partial p}{\partial t} = -\nabla \cdot \left( \mu_p p E_p - \mu_p \frac{k_b T}{q} \nabla p \right) - (U - G) \quad (7.2) [12]$$

$$\nabla \cdot \epsilon \nabla \Psi = -q(p - n + N_D^+ - N_A^-) \quad (7.3) [12]$$

Where  $\Psi$  is the electrostatic potential of vacuum level, the concentration of electron and hole is noted by  $n$  and  $p$ , respectively,  $N_D^+$  and  $N_A^-$  define the ionized impurity concentrations, and  $q$  is the electron charge magnitude. Where  $\mu_n$  and  $\mu_p$  are mobilities of electrons and holes, respectively.  $E_n$  and  $E_p$  are the effective driving electrical fields for electrons and holes and are vector quantities. **Figure 7.2** shows the flowchart of the simulation methodology in the VISUAL TCAD simulator.




Figure 7.2: Flowchart for the simulation methodology in COGENDA VISUAL TCAD [12].

## 7.3 RESULTS AND DISCUSSIONS

### 7.3.1 Comparison of Conventional NCFET and GS-NCFET

A comparison of transfer characteristics of conventional NCFET and modified GS-NCFET is given in **Figure 7.3(a)**, which shows the current leakage improved in the case of GS-NCFET. GS-NCFET shows  $3.96 \times 10^9 \text{ A}/\mu\text{m}$   $I_{\text{off}}$  current, whereas conventional NCFET shows  $2.10 \times 10^8 \text{ A}/\mu\text{m}$  leakage current.




Figure 7.3: Parameter comparison of conventional NCFET and GS-NCFET (a)  $I_D - V_{\text{gs}}$ . (b)  $g_m$  and TGF. (c)  $I_D - V_{\text{ds}}$  and  $g_d$ . (d)  $C_{\text{gd}}$  and  $C_{\text{gs}}$  correspond to  $V_{\text{gs}}$ .

Decreasing the leakage current of GS-NCFET also improves the switching ratio of the device structure, which defines the stability of the device. Further, **Figure 7.3(b)** shows the transconductance ( $g_m$ ) and transconductance generation factor (TGF) of both device structures. The device's transconductance is a crucial parameter that defines its

amplification capability. It represents the change in the output current (drain current, typically denoted as  $\Delta I_D$ ) concerning a change in the input voltage (gate-source voltage, denoted as  $\Delta V_{gs}$ ). It is mathematically expressed in Equation (7.4) [12]:

$$g_m = \frac{\Delta I_D}{\Delta V_{gs}} \quad (7.4) [11]$$

$$\text{TGF} = g_m / I_d \quad (7.5) [11]$$

$$g_d = \frac{\Delta I_D}{\Delta V_{ds}} \quad (7.6) [11]$$

The peak value of  $g_m$  for the GS-NCFET is higher in comparison to the conventional NCFET, which is desirable for higher gain, amplifies the signal more efficiently, and linearity in amplification characteristic, which means the output signal closely resembles the input signal without the significant distortion, etc. and also the higher TGF value of GS-NCFET demonstrates its higher device efficiency and better gain performance at lower voltages values expressed in Equation (7.5). Moreover, **Figure 7.3(c)** shows the higher drain current in output characteristics for GS-NCFET compared to conventional NCFET, which indicates more conductivity and lower resistance, which are desirable for various applications like switching, amplification, etc. Lower output conductance ( $g_d$ ) ensures the circuit can drive loads efficiently without significant voltage or current variations [13-14]. The mathematical expression for  $g_d$  is shown in Equation (7.6). Also, the parasitic capacitances in the device are reduced significantly, as shown in **Figure 7.3(d)**.




Figure 7.4: Comparison of (a) SS and  $V_{th}$  (b) DIBL of conventional NCFET and GS-NCFET.

Other essential factors on which the device's performance depends are short channel effects like drain-induced barrier lowering (DIBL) and subthreshold swing slope (SS), which have to be reduced to get better performance. A small SS value gives better channel control due to less leakage current at the same voltage, or we can say that it provides a better switching ratio ( $I_{on}/I_{off}$ ) for a device [6-7].

$$SS = \frac{\partial V_{gs}}{\partial \log I_D} \quad (7.7)[12]$$

$$DIBL = \frac{\partial V_{th}}{\partial V_{ds}} \quad (7.8)[12]$$

With the help of Equation (7.7), we can find the value of the subthreshold swing, shown in the form of a bar graph and  $V_{th}$  in **Figure 7.4(a)**. DIBL is the other form of channel length modulation. When the channel length becomes shorter, the source and drain come closer, and the potential barrier between them is affected by the drain-source biasing, so carrier punch-through occurs [15-20]. So, for better performance, the DIBL value should be reduced. The value of DIBL is calculated using the formula given in Equation (7.8) and is done for  $V_{th}$  at  $V_{ds} = 0.5$  V. The estimated values of DIBL for both devices are shown in **Figure 7.4(b)**. We can say that the SCEs are reduced in the GS-NCFET architecture.

### 7.3.2 Device-to-circuit modeling





Figure 7.5: Synopsis of “Atom-to-Circuit” Modeling for GS-NCFET structure [12].

**Figure 7.5** shows the flowchart for atom-to-circuit modeling for the GS-NCFET structure. The DFT analysis of materials is done and explained in **Chapters 3 and 4**. Since compact SPICE models for NCFETs have not yet been recognized. The authors generate the Verilog-A code for the GS-NCFET device for device-to-circuit modeling.



**Figure 7.6:** Flowchart for the look-up table-based Verilog-A model creation process from TCAD simulations with generated N- and P-GS-NCFET symbols.

This Verilog-A code is based on the two-dimensional look-up tables, including the device characteristics,  $I_{ds}(V_{ds}, V_{gs})$ ,  $C_{gs}(V_{ds}, V_{gs})$ , and  $C_{gd}(V_{ds}, V_{gs})$ . Using the VISUAL FAB simulator, the AC and DC simulations yield the current and capacitance characteristics,

respectively. **Figure 7.6** displays the flowchart for the look-up table-based Verilog-A model creation process from TCAD simulations with generated symbols. This Verilog-A code is implemented as a three-terminal device (source, gate, and drain) using the Cadence Virtuoso tool. A sample Verilog-A code for the n-GS-NCFET is displayed in Algorithm 1. The stable model function in this code requires the following three inputs: current or capacitance values (3rd column of the look-up table),  $V_{ds}$  (1st column of the look-up table), and  $V_{gs}$  (2nd column of the look-up table). The look-up tables in "tbl" assign the values ( $I_{ds}$ ,  $C_{gs}$ , and  $C_{gd}$ ) based on the terminal voltages. **Figure 7.6** shows the circuit symbols for n- and p-type GS-NCFET generated in the Cadence Virtuoso.




Figure 7.7: Threshold voltage matching for N and P-type GS-NCFET on VISUAL TCAD simulator.


Before modeling a device, one should match N and P-type transfer characteristics so that no dysfunction occurs at  $V_{gs} = 0$  V. This vital parameter is displayed in **Figure 7.7**.

### 7.3.3 Digital Application of GS-NCFET

#### 7.3.3.1 GS-NCFET-based NOT gate

Any digital circuit's essential building component, the inverter, is utilized to execute a Boolean operation on a single input variable. An NMOS driver transistor and a PMOS load transistor

comprise the complementary MOS (CMOS) inverter. Low-power digital circuits frequently employ CMOS inverters [21-25]. The benefits of CMOS inverter circuits are high output voltage swing, high speed, high noise margin, and low power dissipation. **Figure 7.8(a)** shows that the suggested N-GS-NCFET is a pull-down driver transistor in a CMOS inverter. The pull-up load is the symmetrical P-GS-NCFET. In a CMOS inverter, the output load capacitance determines the delay [26-28]. **Figure 7.8(b)** shows the states according to the input given to the circuit. **Figure 7.8(c)** displays the CMOS inverter's voltage transfer characteristics (VTC) or DC transfer characteristics. The transient and DC analyses of the suggested individual inverter stage are simulated using the numerical simulator Cadence Virtuoso.






Figure 7.8: (a) schematic diagram of GS-NCFET-based inverter with the possible input-output states. (b) output curve corresponding to GS-NCFET-based inverter. (c) VTC curve of GS-NCFET-based inverter.

The DC transfer characteristics disclose the CMOS inverter's switching threshold and noise margin. The Figure also demonstrates how the practical center of the inverter's characteristics is about  $V_{dd}/2$ , which is crucial for putting the recommended high-density inverter into practice. The transient analysis of the CMOS inverter is displayed in **Figure 7.8(b)**. The inverter's transient analysis provides the output voltage variation concerning the input voltage. This aids in the computation of the output transition delay.

The highest level of noise that a circuit can withstand without causing the logic of the inverter to malfunction is known as the noise margin or NM. The circuit performance and reliability dramatically deteriorate as the noise level rises above this point. Thus, the circuit's noise margin must be maintained as high as feasible [12] [29].

Conversely, Very High NMs result in massive voltage excursions, which lengthen delays and increase power dissipation. There is, therefore, a trade-off between NMs, latency, and power for satisfactory functioning. This implies that a high noise margin impacts the circuit's speed. The period of time a circuit needs to produce an output after an input is applied is known as the propagation delay. The inverter's propagation delay( $t_p$ ) is determined by averaging the propagation delays (high to low and low to high) that are experienced in the specified circuit [30]. These delays are caused mainly by carrier mobility and device capacitance. Mathematically,  $t_p$  can be expressed as Equation (7.9)


$$t_p = \frac{t_{LH} + t_{HL}}{2} \quad (7.9) [30]$$

Using a GS-NCFET at a 25 nm channel length, the CMOS inverter produced a switching voltage of 0.25 V, a noise margin of 0.283V, and a delay of 0.287n sec, according to the simulation explained in **Chapter 5**.

### 7.3.3.2 GS-NCFET-based NAND GATE

Two P-GS-NCFETs connected in parallel and two N-GS-NCFETs connected in series comprise this CMOS circuit, which functions as a two-input NAND circuit [31-36]. The quantity of P-GS-NCFETs equals the quantity of N-GS-NCFETs in the NAND circuit 2. To create the two input terminals, the one gate electrode of either P-GS-NCFET is electrically connected to one of the gate electrodes of N-GS-NCFET [37-39]. Additionally, for a symmetrical mode of operation, other gate electrodes of each of the N-GS-NCFET and P-GS-NCFET are electrically connected to each other. **Figure 7.9(a)** displays the design of a 2-input NAND gate utilizing the GS-NCFETs, and it shows the different states


of the NAND gate under the different inputs [40]. The transient analysis of the GS-NCFET-based 2-input NAND gate is displayed in **Figure 7.9(b)**.




**Figure 7.9:** (a) Schematic diagram of GS-NCFET-based NAND gate with possible input-output states. (b) Output curve of GS-NCFET-based NAND gate.

### 7.3.3.3 GS-NCFET-based NOR GATE

A number of p-type four terminal GS-NCFETs connected in series and a number of n-type GS-NCFETs connected in parallel make up the CMOS circuit that functions as a multiple-input NOR circuit; the number of P-GS-NCFETs is equal to the number of N-GS-NCFETs [41-44]. To create the same number of input terminals, the two gate electrodes of each of the plurality of P-GS-NCFETs are electrically connected to each other, and one of the gate electrodes of an associated one of the plurality of N-GS-NCFETs [45-47]. Additionally, for the symmetrical mode of operation, the two gate electrodes of each of the plurality of N-GS-NCFETs are electrically connected to each other [48-49].





**Figure 7.10:** (a) Schematic diagram of GS-NCFET-based NOR gate with possible input-output states. (b) Output curve of GS-NCFET-based NOR gate.

The blueprint for the GS-NCFET-based 2-input NOR gate is displayed in **Figure 7.10(a)**, and the expected output results are shown in **Figure 7.10(b)**.

## 7.4 SUMMARY

GS-NCFET is a trustworthy digital application architecture with low power consumption and reduced short-channel effects. SCEs for GS-NCFET, like SS, are reduced by 5.11%, and DIBL is improved by 6.88% with a reduced  $V_{th}$  of 18.75% compared to conventional NCFET. Further, parasitic capacitances like  $C_{gs}$  and  $C_{gd}$  are improved by 8.5% and 5.88%, respectively. Circuit modeling using the Verilog-A code is done for VISUAL TCAD simulated GS-NCFET. 25 nm gate length GS-NCFET shows the reduced leakage current, higher transconductance, and TGF with lower parasitic capacitances. Device circuit modeling shows the proper working of logic gates with excellent input-output curves.

## 7.5 REFERENCES

- [1] A. Yazici, "The role of standardized symbols in electrical circuit design and analysis," *IEEE Transactions on Education*, vol. 59, no. 3, pp. 120-130, 2016.
- [2] B. K. Krishnan and S. T. Kapadia, "Graphical symbols in control systems: A study on the relevance and need," *IEEE Access*, vol. 7, pp. 23054-23063, 2019.
- [3] S. Zhao and R. Shull, "Unified electrical engineering symbols for improving communication in interdisciplinary projects," *IEEE Transactions on Professional Communication*, vol. 64, no. 2, pp. 345-354, 2021.
- [4] T. J. Overbye and P. W. Sauer, "On the importance of standardized symbols in power system operation and education," *IEEE Power and Energy Magazine*, vol. 20, no. 5, pp. 50-60, 2022.
- [5] L. Garcia et al., "The evolution of graphical symbols for medical devices and their role in user safety," *IEEE Journal of Biomedical and Health Informatics*, vol. 27, no. 1, pp. 102-110, 2023.
- [6] M. A. Alam, M. Si, P.D. Ye, "A critical review of recent progress on negative capacitance field-effect transistors", *Applied Physics Letters*, vol. 114, Art. no. 090401, 2019.
- [7] P.M. Tripathi, H. Soni, R. Chaujar, A. Kumar, "Numerical simulation and parametric assessment of GaN buffered trench gate MOSFET for low power applications", *IET Circuits and Devices Systems*, vol.14, pp. 915–922, 2020.
- [8] A. Pal, A. Sarkar, "Analytical study of dual material surrounding gate MOSFET to suppress short-channel effects (SCEs)", *Engineering Science and Technology an international journal*, vol. 17, pp. 205–212, 2014.
- [9] N. Gupta, R. Chaujar, "Influence of gate metal engineering on small-signal and noise behavior of silicon nanowire MOSFET for low-noise amplifiers", *Applied Physics A: Materials Science and Processing*, vol. 122, Art. no. 717, 2016.
- [10] R. Mann, R. Chaujar, "DFT-based Atomic Calculation of Si-doped HfO<sub>2</sub> and Effect of its Negative Capacitance on Analog/RF, and VTC Parameters of MOSFET", *Silicon*, vol. 16, pp. 1237-1252, 2023.
- [11] R. Mann, R. Chaujar, "DFT based atomic modeling and temperature analysis on the RF and VTC curve of high-k dielectric layer-assisted NCFET", *Physica Scripta*, vol. 99, Art. no. 015029, 2023.
- [12] B. Kumar, R. Chaujar, "TCAD temperature analysis of gate stack gate all around (GS-GAA) FinFET for improved RF and wireless performance", *Silicon*, vol. 13, no. 1, pp. 1-13, 2021.
- [13] A. Goel, N.R. Prakash, "The effect of doping on different FET structures: MOSFET, TFET and FinFET", *International Journal of Innovative Technology and Exploring Engineering*, vol. 9, no. 6, pp. 972–979, 2020.
- [14] N.C. Roy, A. Gupta, S. Rai, "Analytical surface potential modeling and simulation of junction-less double gate (JLDG) MOSFET for ultralow-power analog/RF circuits", *Microelectronics Journal*, vol. 46, no. 10, pp. 916–922, Oct. 2015.
- [15] S. Poorvasha, B. Lakshmi, "Investigation and statistical modeling of InAs-based double gate tunnel FETs for RF performance enhancement", *Journal of Semiconductors*, vol. 39, Art. no. 054001, 2018.

- 
- [16] B. Awadhiya, P.N. Kondekar, S. Yadav, P. Upadhyay, "Insight into threshold voltage and drain induced barrier lowering in negative capacitance field effect transistor", *Transactions on Electrical and Electronic Materials*, vol. 22, pp. 267–273, 2020.
  - [17] M. Pown; B. Lakshmi, "Investigation of Radiation Hardened TFET SRAM Cell for Mitigation of Single Event Upset", *IEEE Journal of the Electron Devices Society*, vol. 8, pp. 1397-1403, 2020.
  - [18] A. Gupta, M.K. Rai, A.K. Pandey, D. Pandey, S. Rai, "A Novel Approach to Investigate Analog and Digital Circuit Applications of Silicon Junctionless-Double-Gate (JL-DG) MOSFETs", *Silicon*, vol. 14, pp. 7577–7584, 2021.
  - [19] M. R. Tripathy, A. K. Singh, A. Samad, S. Chander, K. Baral, P. K. Singh, S. Jit, "Device and Circuit-Level Assessment of GaSb/Si Heterojunction Vertical Tunnel-FET for Low-Power Applications", *IEEE Transactions on Electron Devices*, vol. 67, pp. 1285–1292, 2020.
  - [20] S. M. Sze and K. K. Ng, "MOSFET as a basic logic inverter (NOT gate) in VLSI circuits," *IEEE Transactions on Electron Devices*, vol. 48, no. 3, pp. 276-284, 2001.
  - [21] K. Roy, S. Mukhopadhyay, and H. Mahmoodi, "MOSFET-based NOT gate designs under nano-scale technology constraints," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 54, no. 11, pp. 2525-2532, 2007.
  - [22] M. A. Elwakil, M. F. Said, and H. Soliman, "Efficient realization of MOSFET NOT gate using sub-threshold operation," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 57, no. 4, pp. 284-288, 2010.
  - [23] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, "MOSFET logic circuits for NOT gate implementation in low-power VLSI," *IEEE Journal of Solid-State Circuits*, vol. 39, no. 2, pp. 221-230, 2004.
  - [24] M. D. Powell and T. N. Vijaykumar, "MOSFET inverter (NOT gate) designs and the effect of scaling on power efficiency," *IEEE Transactions on VLSI Systems*, vol. 15, no. 3, pp. 261-272, 2007.
  - [25] B. H. Calhoun and A. Chandrakasan, "An evaluation of MOSFET NOT gates in ultra-low-power digital systems," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 14, no. 4, pp. 325-334, 2006.
  - [26] J. N. Tour and M. A. Reed, "MOSFET NOT gate architectures in molecular electronics: A review," *IEEE Transactions on Nanotechnology*, vol. 4, no. 4, pp. 346-351, 2005.
  - [27] N. Weste and D. Harris, "MOSFET NOT gate: An analysis for digital VLSI design," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 23, no. 5, pp. 496-506, 2004.
  - [28] H. Jeong and W. Kim, "Design and performance evaluation of MOSFET NOT gates in reversible logic circuits," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 59, no. 6, pp. 1433-1440, 2012.
  - [29] Y. Taur and T. H. Ning, "MOSFET NOT gate design and scaling implications for future CMOS technologies," *IEEE Transactions on Electron Devices*, vol. 53, no. 6, pp. 1141-1151, 2006.
  - [30] K. Roy, S. Mukhopadhyay, and H. Mahmoodi, "MOSFET-based NAND gate designs under nanoscale technology constraints," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 54, no. 11, pp. 2532-2540, 2007.
-

- 
- [31] B. H. Calhoun and A. Chandrakasan, "Ultra-low-power MOSFET-based NAND gate design for sub-threshold operation," *IEEE Journal of Solid-State Circuits*, vol. 41, no. 9, pp. 1931-1940, 2006.
  - [32] M. Elwakil, H. Soliman, and M. F. Said, "Low-power NAND gate design using MOSFET sub-threshold operation," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 58, no. 2, pp. 90-94, 2011.
  - [33] S. M. Kang and Y. Leblebici, "MOSFET-based NAND gate designs and optimization for low-power VLSI," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 13, no. 3, pp. 336-342, 2005.
  - [34] Y. Taur and T. H. Ning, "Scaling of MOSFET-based NAND gates for future CMOS technologies," *IEEE Transactions on Electron Devices*, vol. 52, no. 12, pp. 2547-2556, 2005.
  - [35] A. B. Kahng, S. Muddu, and E. S. Yoon, "Impact of MOSFET scaling on NAND gate delay and energy," *IEEE Transactions on Electron Devices*, vol. 49, no. 6, pp. 1194-1200, 2002.
  - [36] P. Li and L. He, "Modeling of MOSFET-based NAND gate delay in power-aware digital circuits," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, no. 2, pp. 269-276, 2005.
  - [37] T. D. Burd and R. W. Brodersen, "Design of MOSFET NAND gates for low-energy applications," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 48, no. 8, pp. 802-811, 2001.
  - [38] S. K. Mathew et al., "MOSFET-based NAND gate design for low-leakage, high-performance digital systems," *IEEE Journal of Solid-State Circuits*, vol. 38, no. 2, pp. 243-251, 2003.
  - [39] J. Hennessy, H. Patel, and D. Chinnery, "MOSFET NAND gate synthesis for power-constrained circuits," *IEEE Transactions on VLSI Systems*, vol. 11, no. 2, pp. 211-221, 2004.
  - [40] K. Roy, S. Mukhopadhyay, and H. Mahmoodi, "MOSFET-based NOR gate design under nanoscale technology challenges," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 54, no. 12, pp. 2852-2859, 2007.
  - [41] B. H. Calhoun and A. Chandrakasan, "Ultra-low-power NOR gate design using MOSFETs in the sub-threshold region," *IEEE Journal of Solid-State Circuits*, vol. 41, no. 9, pp. 1931-1940, 2006.
  - [42] S. M. Kang and Y. Leblebici, "MOSFET-based NOR gate optimization for low-power VLSI circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 12, no. 10, pp. 1080-1085, 2004.
  - [43] M. A. Elwakil, H. Soliman, and M. F. Said, "Efficient NOR gate design using MOSFET sub-threshold operation," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 58, no. 4, pp. 200-204, 2011.
  - [44] Y. Taur and T. H. Ning, "MOSFET NOR gates and scaling implications for future CMOS technologies," *IEEE Transactions on Electron Devices*, vol. 53, no. 6, pp. 1142-1151, 2006.
  - [45] R. Uma and P. Dhavachelvan, "Design of MOSFET NOR gate for low power consumption and high speed," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 47, no. 10, pp. 1001-1006, 2000.
-

- [46] S. K. Mathew et al., "MOSFET-based NOR gate design for high-performance, low-leakage digital systems," *IEEE Journal of Solid-State Circuits*, vol. 39, no. 3, pp. 505-513, 2004.
- [47] A. B. Kahng, S. Muddu, and E. S. Yoon, "Delay and power optimization of MOSFET NOR gates in deep-submicron designs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 19, no. 9, pp. 1060-1067, 2000.
- [48] S. Khatri et al., "A novel MOSFET-based NOR gate design for asynchronous circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 16, no. 5, pp. 547-554, 2008.
- [49] S. I. Long and M. A. Copeland, "A study on MOSFET NOR gate design for low-power, low-delay VLSI applications," *IEEE Transactions on Solid-State Circuits*, vol. 27, no. 4, pp. 496-503, 1992.

# 8

## CHAPTER

### *Conclusion and Future Scope*

---

---

- ❖ *This chapter provides a summary of the research conducted throughout this thesis.*
  - ❖ *Furthermore, the concrete conclusion derived from the presented results is also briefly discussed.*
  - ❖ *Subsequently, this chapter outlines the potential future scope of work that might be pursued to expand upon the present study.*
- 
-

## 8.1 CONCLUSION

This thesis mainly encompasses a Gate-Stack Negative Capacitance Field-Effect-Transistor (GS-NCFET) or Modified NCFET architecture to overcome the challenges faced by conventional NCFET as it provides improved sub-threshold characteristics, suppressed off-state leakage current, extremely high packing density, and reduced fabrication cost and complexity. In this thesis, various scalability and reliability issues of GS-NCFET have been rigorously examined and compared with different architectures. Additionally, approaches such as high-k material-assisted substrate engineering have been used to further increase the performance of GS-NCFET. Starting with a comprehensive study of the analog and RF characteristics of FE-MOSFET has been explored in **Chapter 3**, with the optimization of the ferroelectric material layer in the substrate region of conventional MOSFET at the sub-nano level using extensive simulations. The investigation found that the analog and RF parameters significantly improved for the FE-MOSFET device compared to conventional MOSFET. When compared to conventional MOSFET, a better switching ratio as the  $I_{\text{off}}$  decreases by 97.05% with a 3.60% increased  $I_{\text{on}}$  current. Also, the SCEs, like the subthreshold swing lower by 16.75% and 30.42% in linear and saturation regions, respectively. DIBL is reduced by 56.51% and  $V_{\text{th}}$  by 20.37% and 12.59% in linear and saturation regions, respectively. For the proposed architecture, analog parameters like  $g_m$  and TGF enhanced with 977.57% and 67.85%, respectively. The  $V_{\text{EA}}$  and  $A_v$  show improved results for the modified configuration, with 168.81% and 273.60%, respectively.

Furthermore, RF performance parameters like GBP and GFP increased by 864.20% and 3184.02%, respectively. The TFP is enhanced by 1000.69%, and the GTFP improves by 3223.05% for the FE-MOSFET structure. For the modified architecture, the

unity gain frequency is increased by 772.28%. Furthermore, from the noise margin parameters, it is concluded that the transition range for the proposed device structure is better than the conventional MOSFET structure, as  $NM_L$  and  $NM_H$  are improved by 27.09% and 24.81%. So, with better NM and TR, the FE-MOSFET-based inverter is a better option for digital applications. Thus, from the above results and discussion, the proposed device structure of FE-MOSFET can be considered an alternate choice for designing analog and RF circuit devices. Despite the improved analog and RF performance achieved for the FE-MOSFET device, the reliability of silicon-based hafnium oxide as a ferroelectric material should be considered. Thus, in **Chapter 4**, the DFT-based analysis for Si-HfO<sub>2</sub> as a ferroelectric and the effect of its negative capacitance on SCEs, analog and RF performance of MOSFET, and its digital application is discussed and the structure discussed for this work is termed as Modified NCFET. A quantum ATK and VISUAL TCAD simulator-based insight for Si-doped HfO<sub>2</sub> NCFET using ferroelectric material is considered. Modified NCFET shows amplified results with high ON-current and a better switching ratio of  $1.7 \times 10^5$ . In addition, Modified NCFET suppresses the short channel effects like threshold voltage decreased by 23.75%, and SS reduced by 8.92% compared to conventional MOSFET. Also, the analog parameters of Modified NCFET over conventional MOSFET show improved results. The transconductance of Modified NCFET increased by 34.75% in comparison to the conventional MOSFET structure. Quality factor and device efficiency of Modified NCFET improved by three decimal points and 32.36%, respectively concerning conventional MOSFET structure. Moreover, the cut-off frequency and intrinsic gain show amplified results with 150 times increment and 40.48% results when compared to conventional MOSFET. Better analog performance parameters and reduced short channel effects make the Modified NCFET (with a high-k dielectric layer in the substrate region) an appealing candidate for digital application in place of regular

MOSFET. Furthermore, when talking about the digital applications like inverters of both these device structures, the noise margin for Modified NCFET comes out to be high when compared to the conventional MOSFET device structure. Its value is 0.32 V for Modified NCFET and 0.31 V for conventional MOSFET structure from the VTC plot. Better analog performance parameters, reduced short channel effects, and higher noise margin make the Modified NCFET (with a high-k dielectric layer in the substrate region) an appealing candidate for digital application in place of regular MOSFET. Following a comprehensive analysis of the analog and RF characteristics of the Modified NCFET, it is imperative to address the reliability concerns associated with this proposed device. Therefore, to ensure the device's reliability, it is crucial to explore its characteristics. Thus, in **Chapter 5**, the impact of temperature on the static, analog, RF, and wireless performance has been inspected to explore the reliability issues of the Modified NCFET and the proposed device is compared to the conventional NCFET structure. It is observed that Modified NCFET shows improved factors.  $I_{off}$  and SS are reduced by 81.17% and 10.28%, respectively, compared to conventional NCFET device architecture. The switching ratio is increased by one decimal point compared to the conventional one. The above study considers the impact of temperature variation on the analog, RF performance, and digital application parameters of the Modified NCFET structure. Simulation results show the variation in different parameters when the temperature rises from 250 K to 350 K with the step size of 25 K. Starting with the basic  $I_{on}$ , which increases by 12.39%, and  $V_{th}$  is reduced by 30%.

Further, the impact of temperature variations on SCEs is shown as the DIBL is reduced by 32.98% and SS is reduced by 34.74% as the temperature decreases from 350 K to 250 K. Furthermore, as the temperature rises from 250 K to 350 K, the analog parameters shows the following trends:  $g_m$  and  $g_d$  is enhanced by 9.09% and 2.75%, respectively and TGF is reduced by 58.02%. Also,  $V_{EA}$  is enhanced with 19.57%. In continuation, we

examine the effect of temperature on the VTC plot of a Modified NCFET-based inverter. We have taken out three temperature values to extract the variation, which are 250 K, 300 K, and 350 K. If we see the trend with the decreasing temperature, it has been observed that the transition region (TR) decreases as the temperature drops. It becomes 54 times less when the temperature changes from 350 K to 250 K. The noise margin factors are also increased when the temperature falls. The  $NM_L$  and  $NM_H$  show improvement with 33.43% and 42.26% increments, respectively. The above results show that the Modified NCFET gives better digital application parameters at lower temperatures. Propagation delay is decreased by 67.94% when the temperature rises from 250 to 350 K, providing better and faster switching performance. For further device compatibility, ensuring spacer compatibility is essential for the device's efficiency and longevity. Proper testing and selection of spacers will reduce the risk of malfunction and improve overall device performance. So, **chapter 6** discusses the impact of the high-k spacers on the analog/RF and inverter-based parameter performance of Gate-Stacked NCFET (Modified NCFET). Also, the DFT-based analysis is done for the spacer materials. LCAO-based DFT analysis shows the characteristics of different types of spacers. Maximum PDOS is observed for the  $HfO_2$  spacer with minimum Hartree potential. The band structure corresponding to different spacer materials shows the allowed transactions for the electrons. Four configurations are defined as S0 denotes the GS-NCFET without the spacers, S1 denotes the GS-NCFET with 5 nm length air ( $k=1$ ) spacers, S2 specifies the GS-NCFET with 5 nm length  $SiO_2$  ( $k=3.9$ ) spacers, and S3 shows the GS-NCFET with 5 nm length  $HfO_2$  ( $k=25$ ) spacers around the gate terminal. The leakage current of S3 is reduced by 25.92 % to S0, and three decimal points increase the switching ratio.

Further, the threshold voltage and DIBL value of S3 decreased by 16.66% and 41.17%, respectively, compared with S0. The SCEs of S3, like SS in linear and saturation,

reduced by 14.58% and 17.02% compared to the S0 device architecture. Furthermore,  $g_m$ , TGF,  $g_d$ ,  $V_{EA}$ , and  $f_T$  improved multiple times more than other device architectures like S0, S1, and S2. Moreover, the linearity parameters like  $g_{m2}$  and  $g_{m3}$  were minimized in the case of GS-NCFET with  $HfO_2$  spacers. In addition, the VTC characteristics of GS-NCFET are discussed for all types of spacers, and S3 shows the minimum transition region than other device architecture with a 42.85% decrement and better propagation delay with less  $t_r$  and  $t_f$ . So, the chapter concludes that the GS-NCFET with  $HfO_2$  spacer is a reliable candidate for digital application.

Following a comprehensive analysis of the analog and RF characteristics of the GS-NCFET, it is imperative to address the circuit modeling concerns associated with this proposed device. Therefore, to ensure the device's reliability, it is crucial to explore its device modeling, which is the primary focus area of **Chapter 7**. Circuit modeling using the Verilog-A code is done for VISUAL TCAD simulated GS-NCFET. 25 nm gate length GS-NCFET shows the reduced leakage current, higher transconductance, and TGF with lower parasitic capacitances. Device circuit modeling shows the proper working of logic gates with excellent input-output curves. The ferroelectric materials which can be investigated for the GS-NCFET application are listed below:

Here's a table of ferroelectric materials that have shown improved results in Negative Capacitance Field Effect Transistors (NC-FETs):

Thus, GS-NCFET can be considered a promising candidate for use in low-power, analog, RF, and high-performance CMOS circuits due to its high switching ratio, lower leakage current, better reliability in terms of temperature, and superior static, analog, and RF performance, suppressed SCEs and parasitic capacitances.

<b>Ferroelectric Material</b>	<b>Crystal Structure</b>	<b>Dielectric Constant (<math>\epsilon_r</math>)</b>	<b>Remanent Polarization (<math>\mu\text{C}/\text{cm}^2</math>)</b>	<b>Coercive Field (<math>\text{kV}/\text{cm}</math>)</b>	<b>Key Advantages</b>
<b>Hafnium Zirconium Oxide (HZO)</b>	Orthorhombic	~20-40	10-30	100-200	CMOS-compatible, Scalable, Low-thermal budget
<b>Hafnium Oxide (<math>\text{HfO}_2</math>) (Doped with Si, Zr, or Y)</b>	Orthorhombic	~20-35	5-20	100-250	High stability, Compatible with existing technology
<b>Lead Zirconate Titanate (PZT)</b>	Perovskite	~300-1000	30-50	50-100	High polarization, Established material
<b>Barium Titanate (<math>\text{BaTiO}_3</math>)</b>	Perovskite	~1000-4000	20-30	5-50	High permittivity, Fast switching
<b>Strontium Bismuth Tantalate (SBT)</b>	Layered Perovskite	~200-400	10-25	50-150	Fatigue resistance,

					Stable ferroelectric properties
<b>Doped Hafnium- based oxides (<math>\text{Hf}_{1-x}\text{Zr}_x\text{O}_2</math>, <math>\text{Hf}_{1-x}\text{Al}_x\text{O}_2</math>)</b>	Orthorhombic	~25-50	10-25	100-250	Good scalability, CMOS process compatibility

## 8.2 FUTURE SCOPE

The primary objective of this thesis is to design and optimize a GS-NCFET device that can address the constraints associated with a conventional NCFET structure. The investigation of the proposed device's immunity to temperature variations has been conducted to ascertain the device's reliability. This thesis primarily focuses on the static, analog, RF, and wireless characteristics of the GS-NCFET device. Engineering schemes like high-k material-assisted substrate engineering have been incorporated to improve the device's performance. Another objective of this research work is to assess the suitability of the proposed device to design the low-power circuits. All research objectives have been achieved through extensive numerical simulations. However, there are some objectives that can be explored as potential future elements.

1. The circuit behavior of the GS-NCFET can be explored to make the proposed device suitable for digital circuit applications such as DRAM, SRAM, and other gated logic designs.
2. The investigation of the noise characteristics of GS-NCFET is a valuable endeavor, particularly noise performance metrics such as cross-correlation, auto-correlation,

noise figures, and others. This exploration highlights the potential of GS-NCFET as a compelling solution for the ongoing integration process in analog and digital design technology and for designing low-noise amplifiers.

3. The research conducted in this thesis does not consider the presence of interface trap charges (ITC). Thus, it is crucial to analyze the proposed device for both mobile and stationary ITCs to understand the reliability implications regarding defects.
4. Only silicon is examined as channel material in this thesis work. However, there is potential for further investigation into other materials, including III-V compounds and 2D materials like graphene. These materials exhibit enhanced carrier mobility, and efforts can be made to make the proposed device compatible with high-speed applications, such as high-frequency communication devices.
5. A ferroelectric material as part of its gate structure can be replaced with other ferroelectric materials. The proposed GS-NCFET with different ferroelectric layers can be examined to work better.
6. Moreover, the design of the biosensor device may be engineered to effectively identify and measure other viruses, such as influenza, HIV, and SARS-CoV-2. Alternatively, it can also serve as a gas sensor capable of detecting hazardous chemicals.



# **DELHI TECHNOLOGICAL UNIVERSITY**

*(Established by Govt. of Delhi vide Act 6 of 2009)*

(Formerly Delhi College of Engineering)

Shahbad Daulatpur, Bawana Road, Delhi- 110042

## **PLAGIARISM VERIFICATION**

Title of the Thesis: **Self-Consistent LCAO-based DFT Analysis of Ferroelectric and Gate Material Engineered Negative Capacitance FET for Improved Device-Circuit Performance**

Total Pages: **167**

Name of the Scholar: **RASHI MANN**

Supervisor (s): **Prof. RISHU CHAUJAR**

Department: **Department of Applied Physics**

This is to report that the above thesis was scanned for similarity detection. Process and outcome are given below:

Software used: **Turnitin**

Similarity Index: **14%**

Total Word Count: **46092**

Date:

**Candidate's Signature**

**Signature of Supervisor(s)**

*Reprints  
of  
Journal Publications*



# TCAD investigation of ferroelectric based substrate MOSFET for digital application

Rashi Mann<sup>1</sup> · Rishu Chaujar<sup>1</sup>

Received: 26 July 2021 / Accepted: 11 October 2021 / Published online: 28 October 2021  
© Springer Nature B.V. 2021

## Abstract

The present investigation is focused on the analog/RF performance of ferroelectric (FE) based substrate metal oxide semiconductor field effect transistor (MOSFET) for digital application as an inverter. Short channel effect (SCEs) reduced significantly with improvement in switching ratio ( $I_{on}/I_{off}$ ). The simulation shows the immunity towards the parameters like transconductance ( $g_m$ ), transconductance generation factor (TGF), early voltage ( $V_{EA}$ ) and the intrinsic gain ( $A_V$ ) which allows the device to look into digital application. Also, the RF performance parameters come out to be superior for the proposed device structure, as the gain frequency product (GFP) and gain bandwidth product (GBP) enhanced by 100 and 10 folds, respectively. Further, RF investigation shows the enhanced results as attributed with peak values for transconductance frequency product (TFP) and gain transconductance frequency product (GTFP). The transient analysis shows an improvement in the noise margin (NM) for FE-MOSFET structure. Thus, the proposed architecture can be an attractive alternative for the digital application.

**Keywords** Ferroelectric material · Subthreshold swing · analog/RF parameters · Transient analysis · Drain induced barrier lowering

## 1 Introduction

As the situation of current increasing demand to follow the high performance and ultra-low power circuits has motivated the semiconductor industry to downscale the transistors which also states by Moore's law [1]. But with the following of this trend, CMOS technology is getting towards its fundamental limits of scaling down. As the size of the transistor scales down that means the length of the channel in the device decreases, the SCEs like channel tunneling, drain induced barrier lowering, subthreshold swing value start dominating and affect the performance of the device [2–4]. With scaling below 100 nm, the control of the gate over the device channel becomes poor, due to which the SCEs start to dominate. Other issues from which the device performance suffers is pin-point ultra-sharp S/D junction's formation. Some of these effects are

reduced by junctionless field effect transistors in which doping species in all regions are the same [5]. Also gives better protection against SCEs in comparison to conventional CMOS devices.

Another challenge with the decreasing size of the transistor comes from power dissipation. Now, with reduction of threshold voltage for same device speed and increasing current exponentially, the static power dissipation is new objective sets for transistors. Whether it looks very difficult to achieve both things with balance but there is a possible way to maintain the stability between device performance and power dissipation which is the subthreshold swing value of a device [6]. It represents the amount of applied gate voltage that is required to change the current by one decade and given by

$$SS = \frac{k_B T}{q} \frac{d \log_{10} I_D}{dV_{gs}} \quad (1)$$

For a conventional MOSFET, the value of SS is  $\geq 60\text{mV/decade}$ . From the formula (1), we can say that as the value of SS lowers, this means the needed applied gate voltage becomes less to switch on the transistor [7, 8].

Furthermore, the next challenge is to increase the gate direct tunneling by reducing gate oxide thickness which gives the decrement in leakage current [9, 10]. The technical

✉ Rishu Chaujar  
chaujar.rishu@dtu.ac.in

Rashi Mann  
rashimann08@gmail.com

<sup>1</sup> Microelectronics Research Lab, Department of Applied Physics,  
Delhi Technological University, Bawana Road, Delhi 110042, India

solution for this situation is proved by the use of high-k dielectric materials like hafnium oxide ( $\text{HfO}_2$ ) ( $k=25$ ). This can be used in the gate stack of the transistor with a combination of silicon oxide ( $\text{SiO}_2$ ) as the effective oxide thickness (EOT) stays constant [11–14]. As  $\text{HfO}_2$  cannot be directly deposited on the Si substrate because it forms the oxide composites at the interface of the gate stack and substrate region which offers the resistance at the interface. So, with maintaining the interface quality,  $\text{HfO}_2$  always deposited on the top of  $\text{SiO}_2$  in the gate stack of the transistor.

In the near past, the use of ferroelectric material in the gate stack of MOSFET gives better immunity to the device performance because FE material shows the behavior of negative capacitance which can be observed from their charge energy curve [15, 16]. So we can use the ferroelectric materials in many possible ways to redefine the architecture of existing MOSFET structures. For that, a suitable example of FE materials is  $\text{HfO}_2$  based FE ( $\text{HfO}_2\text{FE}$ ) [17]. Basically, we know that the  $\text{HfO}_2$  is high-k dielectric material but when it deposited with chemical vapor deposition, its properties show the ferroelectric behavior [18].

Thus, by considering all the conceptions, we designed a new architecture of MOSFET in which we use a ferroelectric material ( $\text{HfO}_2\text{FE}$ ) sandwiched in between the high-k dielectric material  $\text{HfO}_2$  in the substrate region with the addition of  $\text{HfO}_2$  in the gate stack of the device. We named it as ferroelectric based substrate metal oxide semiconductor field effect transistor (FE-MOSFET) as shown in Fig. 1. In the last several years, there is a sufficient increase in demands for higher battery backup and portable electronic devices. And to the matchup, this demand with the addition of speed performance, the concept of Moore's law has been followed for decades. And with help of this system-on-chip (SoC) concept, we can integrate several independent systems on a single chip. The main challenge in the SoC technology is device optimization. Accordingly, the persistence of this work is to consider the structure and performance of the device for the digital application. Analog/RF performance parameters for FE-MOSFET has been examined broadly. In this work, we study the FE-MOSFET with its analog/RF metrics that are significant for RF applications such as GBP, GFP, TFP and GTFP. It is examined from the simulation that modified FE-MOSFET shows the better results in comparison to the conventional MOSFET structure. FE-MOSFET gives the higher switching ratio, lesser leakage current, better subthreshold swing value etc. with the reduction of the threshold voltage value. Starting from the basic introduction of FETs in Section 1, Section 2 briefs the device structure. The simulation methodology is explained in Section 3, Section 4 deals with the analog/RF performance parameter comparison of these two devices. Further, the digital application of FE-MOSFET is discussed and compared with conventional MOSFET in Section 5. Lastly, the concluding remarks are added in Section 6.

## 2 Device structure

Fig. 1 illustrates the device structure of conventional MOSFET and ferroelectric based substrate MOSFET (FE-MOSFET). The gate length ( $L_g$ ) for both device structure is 25 nm and the length of source and drain region (S/D) extensions are 10 nm on both side of the gate. The silicon oxide thickness is fixed to 0.5 nm and also the thickness of high-k dielectric material  $\text{HfO}_2$  is kept at 0.5 nm in the gate stack of the proposed device structure. In the conventional MOSFET device structure,  $\text{SiO}_2$  with a thickness of 1 nm is used as the gate oxide.

Also, silicon material is used as the substrate region for both the device. The modification is done in the substrate region of the proposed device structure or FE-MOSFET structure. A layer of FE material is sandwiched in between the layers of  $\text{HfO}_2$ . The silicon substrate region in both the device is doped with p-type species of  $1 \times 10^{16} \text{ cm}^{-3}$ . Also, the doping concentration for the source/drain region is  $1 \times 10^{18} \text{ cm}^{-3}$  and of n-type. The material used for the gate terminal is Npoly silicon has a work function ( $\phi_m$ ) at 4.5 eV. The Landau's parameters for the FE material are  $a = -1\text{e}+07$  and  $\beta = 8.9\text{e}+08$  [18]. These all default dimensions are tabulated in Table 1


## 3 Simulation methodology

The VISUAL TCAD simulator has been used to simulate both device configurations. In the complete simulation results, the drain-source voltage ( $V_{ds}$ ) is set at 0.5 V and gate source voltage ( $V_{gs}$ ) is varying from 0 to 1 V. Temperature is fixed at 300 K for all the simulation work. Also, many physical models are used to explain different concepts in the simulation work like recombination effects, Shockley-Read-Hall (SRH) model briefs the trap charges existence at the interface. Arora model defined the concentration dependent mobility. The Fermi-Dirac statistics are used for accuracy in the results. The calibration on visual TCAD simulator is done for the existing results of 35nm MOSFET as in published work of G. Roy et al. That's why we used the dimension of 35nm only for the calibration part. The calibrated results of 35 nm MOSFET are presented in Fig. 2 with constant  $V_{ds}$  of 50 mV and 850 mV [19].

## 4 Results and discussion

### 4.1 Device Scalability

Fig. 3 shows the variation comparison of drain current ( $I_D$ ) with respect to the gate source voltage ( $V_{gs}$ ) at constant drain source voltage ( $V_{ds}$ ) of 0.5 V in both linear and log scale for




**Fig. 1** Systematic architecture of conventional MOSFET (a) ferroelectric based substrate MOSFET (b)

both the device structures. We can say from the variation comparison that  $I_D$  increases exponentially with an increase in the  $V_{gs}$  and improvement in  $I_D$  is recorded for the modified FE-MOSFET than for conventional MOSFET. As it is found for the modified configuration that the on current ( $I_{on}$ ) improves with reduction in the off current ( $I_{off}$ ) or leakage current which gives the higher switching ratio ( $I_{on}/I_{off}$ ) and enhanced switching speed to the device as shown in Fig. 4. This is attributed due to the reduction in tunneling current and resistance offered by the substrate region modification. Secondly, an important short channel parameter is DIBL which is the second name of channel length modulation. DIBL is responsible for the increase in leakage current at higher constant drain source voltage. So for better device performance, the DIBL effect should be minimized [2–4]. The DIBL value for conventional MOSFET and modified FE-FET is displayed in the same Fig. 4. The threshold voltage ( $V_{th}$ ) comparison for conventional MOSFET and FE-MOSFET is shown in Fig. 5.  $V_{th}$  for a device shows the voltage at which


the hole-concentration in the substrate region equate the electron-concentration in the channel region so that the current starts to flow to its maximum value. The threshold voltage for the modified configuration is less than the conventional device structure. This is due to the fact that the ferroelectric material capacitance shows a negative value. This shows that the device can switch from off to on with less value of applied gate source voltage value. The subthreshold swing (SS) value for both the device configuration is displayed in the form of a bar graph for linear and saturation region in Fig. 6. As discussed in Section 1, SS is the important short channel parameter that should be low for better device performance [6]. And from Fig. 6, it is clear that the SS in both linear and saturation region of operation is reduced significantly for FE-MOSFET approaching the ideal value (60mV/dec). It is due to an increase

**Table 1** Default device dimension and parameters are taken for the simulation

Parameter	Conventional MOSFET	Modified FE-MOSFET
$L_g$ (nm)	25	25
$L_{S/D}$ (nm)	10	10
$T_{ox}$ (nm)	1	1 (0.5 SiO <sub>2</sub> +0.5 HfO <sub>2</sub> )
$T_{FE}$ (nm)	0	8
$T_{ins}$ (nm)	0	9
$N_{S/D}$ (cm <sup>-3</sup> )	$1 \times 10^{19}$	$1 \times 10^{19}$
$N_{ch}$ (cm <sup>-3</sup> )	$1 \times 10^{16}$	$1 \times 10^{16}$
$\Phi_m$ (eV)	4.5 (Npoly Si)	4.5 (Npoly Si)



**Fig. 2** Calibrated  $I_D$ - $V_{gs}$  characteristics of 35nm MOSFET to experimental data




**Fig. 3** Variation of  $I_D$  with respect to  $V_{gs}$  at constant  $V_{ds} = 0.5$  V in logarithmic and linear scale


in gate coupling capacitance with increment in permittivity ( $k$ ) which improves the gate voltage control on the channel region, thus enhance the SS value.

## 4.2 Analog metrics

In this part of the paper, from the view of analog performance device application, many important applications like  $g_m$ , TGF,  $V_{EA}$ ,  $A_V$  are described with their explanation. Fig. 7 represents the  $g_m$  and TGF variation together with respect to the  $V_{gs}$  at constant  $V_{ds}$  of 0.5 V for both the device structures. Equations (2) and (3) formulates the transconductance and TGF, respectively [20]. From Fig. 7, it is clear that the FE-MOSFET shows the enhanced results with an improved value of  $g_m$  and TGF. Transconductance is a very important analog factor for a device as it estimates the overall gain for a device. It can be evaluated from the  $I_D$ - $V_{gs}$  characteristics by performing the derivative of  $I_D$  with respect to the applied  $V_{gs}$  as shown in Eq. (2). Higher value of  $g_m$  shows the better control




**Fig. 4** Comparison of switching ratio and DIBL for conventional MOSFET and ferroelectric based substrate MOSFET structure



**Fig. 5** Threshold voltage comparison for conventional MOSFET and ferroelectric based substrate MOSFET configuration

of gate voltage on the channel and hence became the reason of reduced short channel effects [20, 21]. Also, the use of ferroelectric material with a combination of high- $k$  dielectric material enhance the mobile electron concentration and average carrier velocity in the channel region, thus directly increase the  $g_m$ . Also, TGF shows the net gain generated per unit power loss for a device as formulated in Eq. (3). A higher value of TGF shows that how efficiently a device can work at low supply voltages. FE-MOSFET configuration reaches the maximum value of TGF. The reason for the higher TGF is the higher drain current and its higher  $g_m$  value [22].

$$g_m = \frac{\partial I_D}{\partial V_{gs}} \quad (2)$$



**Fig. 6** Subthreshold swing value of conventional MOSFET and FE-MOSFET configuration




Fig. 7  $g_m$  and TGF variation with  $V_{gs}$  for conventional MOSFET and ferroelectric based substrate MOSFET device structure

$$TGF = \frac{g_m}{I_D} \quad (3)$$

$$V_{EA} = \frac{I_D}{g_d} \quad (4)$$

$$A_v = \frac{g_m}{g_d} = \frac{g_m}{I_D} \times V_{EA} \quad (5)$$

The variation of early voltage with the variation of corresponding applied supply voltages is displayed in Fig. 8 for the conventional MOSFET and FE-MOSFET structure. For the improved analog performance of a device configuration, this parameter should be high as possible. Early voltage can find




Fig. 8 Comparison of early voltage vs. drain source voltage for conventional MOSFET and ferroelectric based substrate MOSFET structure

out according to Eq. (4) [23, 24]. The highest value of early voltage is recorded for the FE-MOSFET configuration in comparison to conventional MOSFET structure due to the improved SCEs as listed in Table 2. Figure 9 displays the variation of  $A_v$  with respect to the variation of  $V_{gs}$  at constant  $V_{ds}$  at 0.5 V. These value of gain should be high for better performance devices. Also, the maximum value of intrinsic gain is obtained for the FE based substrate MOSFET structure because of the higher  $V_{EA}$  and  $g_m$  as formulated in Eq. (5). Intrinsic gain defines the overall voltage gain for a device regardless of its bias point [24]. The observed values of SCEs and analog parameters are tabulated in Table 2.

### 4.3 RF analysis

With keeping the view of RF application, RF parameters play an important role in device performance. Some important RF parameters like unity gain frequency ( $f_T$ ), GBP, GFP, TFP, and GTFP are evaluated for both conventional MOSFET and ferroelectric based substrate MOSFET device structures. The variation of two parasitic capacitances  $C_{gs}$  and  $C_{gd}$  as a function of  $V_{gs}$  is displayed in Fig. 10. Both the parasitic capacitance plotted in the linear scale. For extraction of these gate to source capacitance and gate to drain capacitance, a small AC signal analysis has been simulated at 1 MHz operating frequency with DC voltage varying from 0 to 1 V with 0.05 step size. In Fig. 10, it is shown that both parasitic capacitances increase gradually with respect to the  $V_{gs}$  shows a higher value for the FE-MOSFET than the conventional MOSFET structure due to the high lateral field which directly connects to the increment in charge carrier movement from source to drain side. Another reason for high parasitic capacitances is that there is an increase in gate capacitance with an increase in dielectric permittivity [25, 26]. For gate to source capacitance, the curve shows less increment behavior than the conventional MOSFET but the peak value is shown by FE-MOSFET. Similarly, the curve for drain source capacitance of FE-MOSFET first shows the lower value than the conventional MOSFET but after the certain value around the threshold voltage, it shows the increased behavior in comparison of conventional MOSFET [27].

In next Fig. 11, simulated data of gate capacitance ( $C_{gg}$ ) is displayed as a function of  $V_{gs}$ . The  $C_{gg}$  curve shows the same variation as the parasitic capacitances as  $C_{gg}$  is a combination of both  $C_{gs}$  and  $C_{gd}$ . so, a higher value of gate capacitance is shown by the FE-MOSFET than the conventional MOSFET configuration [25–27]. Now, in Fig. 12, the variation of unity gain frequency as a function of  $V_{gs}$  is displayed for both the device configuration. Basically,  $f_T$  defines the frequency value at which the device obtain unit current gain [28]. The formula used for calculation of  $f_T$  is shown in Eq. 6, the maximum value of  $f_T$  is shown from the data of FE- MOSFET structure

**Table 2** List of analog and electrostatic parameters for conventional MOSFET and ferroelectric based substrate MOSFET

Parameter	Conventional MOSFET	Modified FE-MOSFET
$I_{on}(A/\mu m)$	$4.273 \times 10^{-4}$	$4.427 \times 10^{-4}$
$I_{off}(A/\mu m)$	$2.587 \times 10^{-8}$	$7.623 \times 10^{-10}$
$I_{on}/I_{off}$	$1.656 \times 10^4$	$0.581 \times 10^6$
$V_{th}(lin)$ (V)	0.341	0.272
$V_{th}(sat)$ (V)	0.281	0.246
$SS_{lin}$ (mV/dec)	87.844	73.131
$SS_{sat}$ (mV/dec)	109.405	76.128
$g_m$ (mS)	0.068	0.739
TGF ( $V^{-1}$ )	44.076	73.983
$V_{EA}$ (V)	3.907	10.503
$A_v$ (dB)	13.778	51.477


in a comparison of conventional MOSFET structure as the  $g_m$  is higher for the FE-MOSFET structure.

$$f_T = \frac{g_m}{2\pi[C_{gs} + C_{gd}]} \quad (6)$$

$$GBP = \frac{g_m}{20\pi[C_{gd}]} \quad (7)$$


$$GFP = [f_T] \frac{g_m}{g_d} \quad (8)$$

$$TFP = \frac{g_m}{I_D} \times f_T \quad (9)$$

**Fig. 9** Variation of  $A_v$  with  $V_{gs}$  at constant  $V_{ds} = 0.5$  V for conventional MOSFET and ferroelectric based substrate MOSFET structure

$$GTFP = \frac{g_m}{g_d} \times \frac{g_m}{I_D} \times f_T = A_v \times TFP \quad (10)$$

Figure 13 represents the variation of GBP and GFP with  $V_{gs}$  at constant  $V_{ds}$  of 0.5 V for conventional MOSFET and FE-MOSFET. GBP and GFP are the essential performance parameter that is used for high-frequency applications [29, 30]. Both parameters are formulated in the Eqs. (7) and (8). As the ratio of  $g_m$  to  $C_{gd}$  is higher and shows the maximum value for the FE-MOSFET in comparison of conventional MOSFET which shows the better device performance .so, the modified FE-MOSFET shows the enhanced results for GBP than the conventional MOSFET structure. The peak value of GBP indicates the voltage at which the gain of the device becomes maximum [30]. Secondly, the GFP factor is the product of unity frequency gain and intrinsic gain as formulated in Eq. (8) which both are high for the FE-MOSFET configuration than the conventional one. So, as displayed in Fig. 13, the GFP shows a gradual increase with the increase in

**Fig. 10** Variation of parasitic capacitance ( $C_{gs}$  and  $C_{ds}$ ) with  $V_{gs}$  at  $V_{ds} = 0.5$  V




Fig. 11 Variation of gate capacitance with  $V_{gs}$  at constant  $V_{ds}$  of 0.5 V for conventional MOSFET and FE-MOSFET

gate source voltage and the maximum peak value of GFP is shown by the modified FE-MOSFET structure in a comparison of conventional MOSFET structure.

Other important RF performance parameters are TFP and GTFP as formulated in Eqs. (9) and (10), respectively. Fig. 14 illustrates the variation of TFP and GTFP with an increase in the  $V_{gs}$  at constant  $V_{ds}$  of 0.5 V for both the configuration. TFP curve shows the gradually increase with respect to the  $V_{gs}$  at constant  $V_{ds}$  of 0.5 V. As TFP is a product of transconductance generation factor and unity gain frequency as formulated in Eq. (9), which are higher for modified FE-MOSFET configuration in comparison of conventional MOSFET structure. Thus, the maximum value for TFP is shown by the FE-MOSFET device structure.




Fig. 12 Comparison of  $f_T$  variation vs.  $V_{gs}$  at constant  $V_{ds} = 0.5 \text{ V}$  for conventional MOSFET and ferroelectric based substrate MOSFET (FE-MOSFET)




Fig. 13 The GBP and GFP for conventional MOSFET and ferroelectric based substrate MOSFET with  $V_{gs}$

Similarly, from Eq. (10), we can see that the GTFP is dependent on the intrinsic gain and the TFP factor. So, for the high value of  $A_V$  and TFP, GTFP would be high. Consequently, we get a higher GTFP value for the FE-MOSFET configuration than the conventional one. Thus, modified FE-MOSFET is a suitable configuration in terms of gain, transconductance and speed applications. All the RF parameters are tabulated in Table 3.

## 5 Application of ferroelectric based substrate MOSFET

For digital applications, combinational circuits are highly demanded because of their low power consumption and high switching speed. Several designs are explored to meet the objectives. The use of ferroelectric based substrate MOSFET is an example of this effort at the device level. Here, the one brief application of FE-MOSFET is defined and presented using the COGENDA Visual TCAD simulator. And, the performance is compared with conventional MOSFET structure.




Fig. 14 Variation based comparison of TFP and GTFP with respect to  $V_{gs}$  for conventional MOSFET and ferroelectric based substrate MOSFET

**Table 3** Summary of RF device performance parameters for conventional MOSFET and FE-MOSFET


Parameter	Conventional MOSFET	Modified FE-MOSFET
$C_{gs}(\text{aF}/\mu\text{m})$	7.342	7.507
$C_{gd}(\text{aF}/\mu\text{m})$	15.488	18.674
$C_{gg}(\text{aF}/\mu\text{m})$	22.959	27.411
$f_T(\text{THz})$	0.506	4.419
GBP(THz)	0.796	7.675
GFP(PHz)	0.006	0.200
TFP(THz)	11.349	125.490
GTFP(PHz)	0.066	2.221

## 5.1 Inverter

For showing the application of inverter, n-channel and p-channel FE-MOSFET are designed. For electrical isolation, a spacer of 10 nm silicon oxide is used between the n-channel and p-channel FE-MOSFET. The gate contact of n-channel and p-channel FE-MOSFET are of NpolySi with a work function of 4.5 eV and 4.95 eV, respectively. For p-channel FE-MOSFET, doping material of n-type is used for substrate region and doping material of p-type is used for source and drain region with a concentration of  $1 \times 10^{17} \text{ cm}^{-3}$  and  $1 \times 10^{20} \text{ cm}^{-3}$  respectively. The general circuit diagram explaining the FE-MOSFET based inverter is shown in the Fig. 15.

The  $I_D$ - $V_{gs}$  characteristics of both channel configuration devices are plotted together to match the  $V_{th}$  as shown in Fig. 16. The  $V_{gs}$  swept from -1 to 1 V at constant  $V_{ds}$  0.5 V with dual work function metal (DWMF) integration scheme.

The voltage transfer characteristic (VTC) of the designed FE-MOSFET inverter and conventional MOSFET based inverter are displayed in Fig. 17. As from Fig. 17, it is clear that the transition range (TR) of FE-MOSFET based inverter is sharper in comparison to conventional MOSFET inverter which signifies the high speed and fast switching for a device [31].

**Fig. 15** Circuit diagram of FE-MOSFET based inverter


The two important critical points on the curve where the slope of voltage transfer characteristic becomes -1 are corresponding to logic 0 and logic 1 which are denoted as maximum input voltage ( $V_{IL}$ ) and minimum input voltage ( $V_{IH}$ ), respectively [31]. And, the threshold voltage of the inverter configuration is the transition voltage or a voltage point at which  $V_{in} = V_{out}$  on the VTC curve. In this case, the switching threshold voltage for the FE-MOSFET inverter is 0.43 V and for the conventional MOSFET based inverter is 0.42 V.


## 5.2 Noise margin calculation

Noise margin (NM) defines the immunity of noise for a circuit. For a better circuit performance, the noise margin should be high as possible. For low signal level ( $NM_L$ ) and high signal levels ( $NM_H$ ), the noise margin is tabulated as:

$$NM_L = V_{IL} - V_{OL} \quad (11)$$

$$NM_H = V_{OH} - V_{IH} \quad (12)$$

**Fig. 16** Threshold voltage matching for n-channel FE-MOSFET and p-channel FE-MOSFET structure



**Fig. 17** Voltage Transfer Characteristics of conventional MOSFET and FE-MOSFET based inverter

Where,  $V_{OL}$  and  $V_{OH}$  are minimum output voltage and maximum output voltage when corresponding output levels are logic 0 and logic 1, respectively. The parameters that are required to compute the noise margin (NM) and transition region (TR) are tabulated in Table 4.


The transient analysis for FE-MOSFET based inverter is displayed in Fig. 18. All the simulation is done at room temperature (300 K) and using the drift-diffusion method solver level 1 (DDML1) technique. The input pulse and  $V_{DD}$  of 0.85 V are common for both the analysis. As in inverter, the output of the inverter is at logic 1 when n-channel FE-MOSFET is in cut-off mode and it shows the logic 0 in output when the n-channel FE-MOSFET conducts.

## 6 Conclusions

In conclusion, the effect of ferroelectric material in the substrate region in between the high-k  $\text{HfO}_2$  layers on the conventional MOSFET structure in terms of the analog and RF parameters using the visual TCAD simulator was investigated. The proposed architecture shows the enhanced analog and RF

**Table 4** Comparison of noise margin for conventional MOSFET and FE-MOSFET based inverters

Parameter	Conventional MOSFET	FE-MOSFET
$V_{IL}$ (V)	0.27	0.34
$V_{IH}$ (V)	0.60	0.54
$NM_L$ (mV)	261.7	332.6
$NM_H$ (mV)	239.4	298.8
TR (V)	0.33	0.20



**Fig. 18** Transient plot corresponding FE-MOSFET based inverter

parameters with the reduced SCEs. Modified FE-MOSFET structure shows a better switching ratio as the off current is decreased by 97.05 % with 3.60 % increased  $I_{on}$  current. Also, the SCEs like the subthreshold swing is decreased by 16.75 % and 30.42 % in linear and saturation region, respectively. DIBL is reduced by 56.51 % and  $V_{th}$  is reduced by 20.37 % and 12.59 % in linear and saturation region, respectively. The analog parameters like  $g_m$  and TGF enhanced with 977.57 % and 67.85 %, respectively for the proposed architecture. The  $V_{EA}$  and  $A_V$  show improved results for the modified configuration with 168.81 % and 273.60 %, respectively.

Furthermore, RF performance parameters like GBP and GFP increased by 864.20 % and 3184.02 %, respectively. The TFP enhanced by 1000.69 % and GTFP gets improved by 3223.05 % for the modified structure. The unity gain frequency ( $f_T$ ) is increased by 772.28 %. For the modified architecture. Furthermore, from the noise margin parameters, it is concluded that the transition range for the proposed device structure is better than the conventional MOSFET structure as  $NM_L$  and  $NM_H$  are improved with 27.09 % and 24.81 %. So, with better NM and TR, FE-MOSFET based inverter is a better option for digital applications. Thus, from the above results and discussion, the proposed device structure of FE-MOSFET can be considered as an alternate choice for designing analog and RF circuit devices.

**Acknowledgements** The authors are grateful to the Microelectronics Research Laboratory, Delhi Technological University, for supporting the work.

**Authors' Contribution** All authors contributed to the study's conception and design.

**Funding** This research did not receive any specific grant from funding agencies in the public, commercial, or not-for-profit sectors.

**Data Availability** The authors mentioned above have all the relevant data associated with this research work and will be dedicated to sharing that they will be asked to do so in the future.

**Declarations** The authors have seen all the Ethical Standards and will supposed to follow them in the future.

**Conflict of Interests** The authors declare that they have no known conflict of interests or personal relationships that could have appeared to influence the work reported in this paper.

**Consent to Participate & for Publication** Since the concerned research paper is based on the ‘non-life science journal.’ So, ‘Not Applicable’ here. However, the authors have gone through all journal policies and consent to the authorities for further processing.

## References

- Moore GE (1998) Cramming more components onto integrated circuits. *Proc IEEE* 86:82–85
- Jeon DY, Park SJ, Mouis M, Barraud S, Kim GT, Ghibaudo G (2013) Low-temperature electrical characterization of junctionless transistors. *Solid State Electron* 80:135–141
- Kumar A, Gupta N, Chaujar R (2016) TCAD RF performance investigation of transparent gate recessed channel MOSFET. *Microelectron J* 49:36–42
- Doria RT, Pavanello MA, Lee CW, Ferain I, Akhavan ND, Yan R, Razavi P, Yu R, Kranti A, Colinge JP (2010) Analog operation and harmonic distortion temperature dependence of nMOS Junctionless transistors. *ECS Trans* 31:13–20
- Colinge JP, Lee CW, Afzalani A, Akhavan ND, Yan R, Ferain I, Razavi P, O'Neill B, Blake A, White M, Kelleher AM, McCarthy B, Murphy R (2010) Nanowire transistors without junctions. *Nat Nanotechnol* 5:225–229
- Awadhiya B, Kondekar PN, Yadav S, Upadhyay P (2020) Insight into threshold voltage and drain induced barrier lowering in negative capacitance field effect transistor. *Trans Electr Electron Mater*
- Salahuddin S, Datta S (2008) Use of negative capacitance to provide voltage amplification for low power nanoscale devices. *Nano Lett* 8:405–410
- Goswami Y, Ghosh B, Asthana PK (2014) Analog performance of Si junctionless tunnel field effect transistor and its improvisation using III-V semiconductor. *RSC Adv* 4:10761–10765
- Lo SH, Buchanan DA, Taur Y, Wang W (1997) Quantum mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's. *IEEE Electron Device Lett* 18:209–211
- Ribes G, Mitard J, Denais M, Bruyere S, Monsieur F, Parthasarathy C, Vincent E, Ghibaudo G (2005) Review on high-k dielectrics reliability issues. *IEEE Trans Device Mater Reliab* 5:5–19
- Robertson J (2004) High dielectric constant oxides. *Eur Phys J Appl Phys* 28:265–291
- Onishi K, Kang CS, Choi R, Cho HJ, Gopalan S, Nieh RE, Krishnan SA, Lee JC (2003) Improvement of surface carrier mobility of HfO<sub>2</sub> MOSFETs by high-temperature forming gas annealing. *IEEE Trans Electron Devices* 50:384–390
- Kerber A, Cartier E, Pantisano L, Degraeve R, Kauerauf T, Kim Y, Hou A, Groeseneken G, Maes HE (2003) Origin of the threshold voltage instability in SiO<sub>2</sub>/HfO<sub>2</sub> dual layer gate dielectrics. *IEEE Electron Device Lett* 24:87–89
- Gupta N, Chaujar R (2016) Optimization of high-k and gate metal work function for improved analog and intermodulation performance of gate stack (GS)-GEWE-SiNW MOSFET. *Superlattice Microsc* 97:630–641
- Kim HJ, Park MH, Kim YJ, Lee YH, Moon T, Do Kim K, Hyun SD, Hwang CS (2016) A study on the wake-up effect of ferroelectric Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> films by pulse-switching measurement. *Nanoscale* 8:1383–1389
- Bhuyan MH (2019) A review of recent research works on negative capacitance field effect transistor 13:10
- Tu L, Cao R, Wang X, Chen Y, Wu S, Wang F, Wang Z, Shen H, Lin T, Zhou P, Meng X, Hu W, Liu Q, Wang J, Liu M, Chu J (2020) Ultrasensitive negative capacitance phototransistors. *Nat Commun* 11:4–11
- Awadhiya B, Kondekar PN, Yadav S, Upadhyay P (2021) Insight into threshold voltage and drain induced barrier lowering in negative capacitance field effect transistor. *Trans Electr Electron Mater* 22:267–273
- Roy G, Lema FA, Brown AR, Roy S, Asenov A (2005) Simulation of combined sources of intrinsic parameter fluctuations in a ‘real’ 35 nm MOSFET. *Proc ESSDERC* :337–340
- Pradhan KP, Mohapatra SK, Sahu PK, Behera DK (2014) Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET. *Microelectron J* 45:144–151
- Kumar A, Tripathi MM, Chaujar R (2018) Comprehensive analysis of sub-20 nm black phosphorus based junctionless-recessed channel MOSFET for analog/RF applications. *Superlattices Microstruct* 116:171–180
- Jena B, Dash S, Routray SR, Mishra GP (2019) Inner-gate-engineered GAA MOSFET to enhance the electrostatic integrity. *NANO* 14:1–8
- Narendar V, Girdhardas KA (2018) Surface potential modeling of Graded-Channel gate-stack (GCGS) high-K dielectric dual-material double-gate (DMDG) MOSFET and analog/RF performance study. *Silicon* 10:2865–2875
- Suddapalli SR, Nistala BR (2021) The analog/RF performance of a strained-Si graded-channel dual-material double-gate MOSFET with interface charges. *J Comput Electron* 20:492–502
- Madan J, Gupta RS, Chaujar R (2017) Performance investigation of heterogeneous gate dielectric-gate metal engineered-gate all around-tunnel FET for RF applications. *Microsyst Technol* 23:4081–4090
- Madan J, Chaujar R (2017) Numerical simulation of N<sup>+</sup> source pocket PIN-GAA-Tunnel FET: Impact of interface trap charges and temperature. *IEEE Trans Electron Devices* 64:1482–1488
- Malik P, Gupta RS, Chaujar R, Gupta M (2012) AC analysis of nanoscale GME-TRC MOSFET for microwave and RF applications. *Microelectron Reliab* 52:151–158
- Mohapatra SK, Pradhan KP, Artola L, Sahu PK (2015) Estimation of analog/RF figures-of-merit using device design engineering in gate stack double gate MOSFET. *Mater Sci Semicond Process* 31:455–462
- Kumar B, Chaujar R (2021) TCAD temperature analysis of gate stack gate all around (GS-GAA) FinFET for improved RF and wireless performance. *Silicon*
- Kumar A, Tripathi MM, Chaujar R (2017) Investigation of parasitic capacitances of In<sub>2</sub>O<sub>3</sub>Sn gate electrode recessed channel MOSFET for ULSI switching applications. *Microsyst Technol* 23:5867–5874
- Singh N, Pandey R (2020) Design of 28 nm GAAFET and its digital applications. *Int J Adv Sci Technol* 29:14074–14088

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



# DFT-based Atomic Calculation of Si-doped HfO<sub>2</sub> and Effect of its Negative Capacitance on Analog/RF, and VTC Parameters of MOSFET

Rashi Mann<sup>1</sup> · Rishu Chaujar<sup>1</sup>

Received: 26 August 2023 / Accepted: 19 October 2023 / Published online: 13 November 2023  
 © The Author(s), under exclusive licence to Springer Nature B.V. 2023

## Abstract

Execution grids of developing electronic devices are being examined to find substitutes for MOSFETs in the quest to minimize power dissipation and ease energy efficiency limitations. The innovative architecture of negative capacitance field effect transistors (NCFETs), which offer advantages from the design, performance, and fabrication perspectives, is presented and examined in this article. This proposed structure in this work is called Modified NCFET. Modification of NCFET includes the Density-Functional-Theory (DFT) based atomic modelling for Ferroelectric material Hafnium Oxide (FEHfO<sub>2</sub>) with different doping concentrations of silicon (Si). The performance metrics of Modified NCFET are compared with conventional MOSFET designed on the same technology node to draw the effect of Si-doped HfO<sub>2</sub>. DFT calculations like Projected Density of States (PDOS), and energy band structure are done using the Quantum Atomistix Tool Kit (ATK) simulator which is atomic-scale modelling software, and device modelling is done by the Visual Technology-Computer-Aided-Design (TCAD) simulator. The device performance comparison of Modified NCFET and conventional MOSFET is done by the Visual TCAD in terms of short-channel effects (SCEs), analog/RF matrices, and FET-based inverter parameters (noise margin (NM), voltage transfer characteristics (VTC)). Additionally, the proposed NCFET is contrasted with the various FOMs' IRDS criteria.

**Keywords** DFT atomic modelling · Projected DOS · Short channel effects · Negative Capacitance · VTC · Noise margin

## 1 Introduction

With the dominance of high-performance, and ultra-low power circuits the IC industry started the trend to reduce the size scale of MOSFETs. But with downscaling below the 100 nm technology node, the prominent concern is the power dissipation and the SCEs. Short channel effects are brought on by the gate terminal's ineffective channel control. However, FINFET does somewhat address this worry. Scaling the supply voltage can lower the power dissipation. However, the device speed is considerably impacted by the lower supply voltage. Lowering the threshold voltage should also be necessary to maintain device speed. Low threshold voltage also causes an exponential increase in the OFF-current, which directly contributes to static power

dissipation. Thus, maintaining both, i.e., device performance and power dissipation, appears to be quite difficult [1–9]. After weighing all the goals, we discovered that lowering the device's SS might be one approach to maintain both. Subthreshold swing (SS) is the applied gate voltage ( $V_{gs}$ ) value that needs to change the drain current by one decade. But, SS value can be reduced to Boltzmann tranny i.e. 60 mV/decade for the conventional MOSFET or we can say that the minimum value of gate voltage is 60 mV to change the drain current ( $I_d$ ) by one decade in the sub-threshold region. The SS of a conventional MOSFET is given in Eq. (1.1) [6].

$$SS_{\text{MOSFET}} = 2.3 \frac{k_B T}{q} \left( 1 + \frac{C_{\text{dep}}}{C_{\text{ox}}} \right) \quad (1.1)$$

The Boltzmann tranny limit is 60 mV/decade because the second term which is body factor i.e.  $\left( 1 + \frac{C_{\text{dep}}}{C_{\text{ox}}} \right)$  is always greater than unity. This value reduces below 1 only if the oxide capacitance becomes infinite. So, there is only one possible way to scale down it below 60 mV/decade: to make the oxide capacitance negative. The concept of

✉ Rishu Chaujar  
 Chaujar.rishu@dtu.ac.in

Rashi Mann  
 rashimann08@gmail.com

<sup>1</sup> Department of Applied Physics, Delhi Technological University, Delhi, India

"negative capacitance" in FETs is a relatively new and exciting development in nano-electronics. NCFETs are designed to overcome some of the fundamental limitations of traditional FETs, particularly concerning subthreshold slope (S.S.) and energy efficiency. In NCFETs, the key parameter of interest is the "equivalent oxide capacitance" ( $C'_{ox}$ ) or "negative capacitance," which is a critical factor in achieving improved subthreshold performance. Here's how the equivalent oxide capacitance works in NCFETs. This objective is given by ferroelectric (FE) materials which inhibit the negative capacitance property, which means that the voltage across the FE decreases as you apply a positive voltage [2, 10]. This effect can counteract the conventional positive capacitance of the gate dielectric. The basic idea behind NCFETs is to incorporate an FE as the gate oxide instead of a conventional dielectric material (e.g.,  $\text{SiO}_2$ ). If we use this FE material in the gate terminal layer of conventional MOSFET, then the total oxide capacitance would be the series combination of ferroelectric material capacitance ( $C_{FE}$ ) and dielectric ( $C_{ox}$ ) can be expressed as

$$C'_{ox} = \frac{C_{ox}|C_{FE}|}{|C_{FE}| - C_{ox}} \quad (1.2)$$

By connecting an oxide capacitor in series, the instability of negative capacitance caused by the energy barrier can be reduced. A typical ferroelectric material exhibits polarization and hysteresis behavior in the presence of an electric field. A ferroelectric material may only provide an NC state

in a specific region ( $C_{FE}=0$ ), and once this zone is crossed ( $C_{FE}>0$ ), hysteresis is visible. Figure 1 depicts the related energy-charge landscape at various places. If equivalent oxide capacitance ( $C'_{ox}$ ) is negative, which is only achievable if  $C_{ox}>|C_{FE}|$  according to Eq. (1.2) [6], and SS can be decreased below 60 mV per decade. Equation (1.3) [6] guarantees that with the specified condition, SS can be decreased below the Boltzmann limit. Therefore, the subthreshold swing is modified as

$$SS_{\text{NCFET}} = 2.3 \frac{k_B T}{q} \left( 1 + \frac{C_{dep}}{C'_{ox}} \right) \quad (1.3)$$

The negative value of  $C'_{ox}$  is also the reason for the low  $V_{th}$  of a device that comes from the NCFET. The negative capacitance effect effectively amplifies the  $V_{gs}$ , making it easier to control the channel and achieve steeper subthreshold slopes. This enhanced control allows NCFETs to operate with sub-60 mV/decade SS, potentially breaking the fundamental SS limit of conventional FETs. In summary, the equivalent oxide capacitance ( $C'_{ox}$ ) in NCFETs is not a static capacitance but rather a dynamic effect arising from the use of FE materials as gate oxides. This negative capacitance property helps overcome the subthreshold performance limitations of traditional FETs, leading to the potential for significantly improved energy efficiency and reduced subthreshold swing in digital and analog circuits. Further, the comparison graph between the conventional MOSFET and NCFET is shown and the SCEs are discussed for both the device structure. Furthermore, the analog performance parameters of conventional




Fig. 1 Energy-charge curvature for a ferroelectric material concerning applied voltage across FE

MOSFET structure and Modified NCFET structure are discussed. An insight into the voltage-transfer curve (VTC) of both the device structure-based inverter is given in the further sections and connection parameters are discussed below.

## 2 Basic of NCFET

The basic difference between the MOSFET and NCFET is the addition of an FE layer in the gate terminal layer. The property of NC in the FE can be explained by the L.K. equation which is given in terms of charge and voltage in Eq. (2.1) [6].

$$V_F = \alpha Q_F + \beta Q_F^3 + \gamma Q_F^5 \quad (2.1)$$

where  $Q_F$  and  $V_F$  are the corresponding charge and voltage across the FE in the gate stack. And the constants  $\alpha$ ,  $\beta$ , and  $\gamma$  are the anisotropy constants for an FE material. Energy-charge curvature of the ferroelectric material showing the negative capacitance phenomenon is drawn in Fig. 1. We begin by pointing out that, by definition, capacitance is a small-signal notion. For example, capacitance  $C$  at a given charge  $Q_{FE}$  is related to the potential energy  $U$  by the formula,  $C = [d^2U/dQ_{FE}^2]^{-1}$ . Due to this, we will henceforth refer to "negative differential capacitance" as "negative capacitance." As seen in Fig. 1, the capacitance of a ferroelectric material is exclusively negative in the barrier region surrounding  $Q_{FE}=0$ . The energy landscape is tilted as a voltage is placed across the ferroelectric capacitor starting from an initial state  $P$ , and the polarization moves to the closest local minimum. This transition at a voltage that is lower than the coercive voltage ( $V_C$ ). Notably, as the polarization state descends when  $V_{FE} > V_C$ , it passes through the region where,  $C = [d^2U/dQ_{FE}^2]^{-1} < 0$ , i.e., a ferroelectric material switches from one stable polarization to the other while passing through a zone where the differential capacitance is negative. One of the minima vanishes if the voltage exceeds  $V_C$ , and  $Q_{FE}$  shifts to the remaining minimum of the energy landscape. In the simulated structure, undoped  $HfO_2$  which is a high- $k$  dielectric material ( $k=25$ ) when covered with chemical vapor deposition works as the FE material. The model is modified by replacing the existing anisotropy constants with the anisotropy of undoped  $HfO_2$  which are extracted from the expression related to the coercive field ( $E_C$ ) and remanent polarization ( $P_r$ ) given in Eq. (2.1a) [6]. The value of  $E_C$  and  $P_r$  for undoped  $HfO_2$  is taken as 1000 kV/cm and 10  $\mu C/cm^2$ , respectively.

$$\alpha = \frac{-3\sqrt{3}}{2} \frac{V_c}{Q_0} \text{ and } \beta = \frac{3\sqrt{3}}{2} \frac{V_c}{Q_0^3} \quad (2.1a)$$

where,  $V_C$  and  $Q_0$  are the coercive voltage and remanent polarization charges, respectively in the ferroelectric material. In steady-state conditions, the internal voltage can be expressed as in Eqs. (2.2a), (2.2b), and (2.2c) [6].

$$V_{MOS} = \frac{V_{gs}}{1 - \frac{C_{MOS}}{|C_F|}} + \frac{V_{ds}}{\frac{|C_F| - C_{MOS}}{-C_D}} \quad (2.2a)$$

$$V_{MOS} = A_G \times V_{gs} + A_D \times V_{ds} \quad (2.2b)$$


$$A_G = \frac{|C_F|}{|C_F| - C_{MOS}}; A_D = \frac{-C_D}{|C_F| - C_{MOS}} \quad (2.2c)$$

$A_D$  stands for the drain coupling factor and  $A_G$  stands for the amplification factor in the NCFET.  $V_{MOS}$  is the internal node voltage and  $V_{gs}$ , and  $V_{ds}$  are the gate and drain voltages, respectively.  $C_{MOS}$  is the total gate capacitance which is the sum of the gate-to-source capacitance ( $C_S$ ) and gate-to-drain capacitance ( $C_D$ ). The higher amplification occurs if the difference in the values of  $C_F$  and  $C_{MOS}$  is negligible [11–14]. That is not possible in the case of MOSFET as discussed in Section 1.

## 3 Device Architecture and Simulation Methodology

### 3.1 DFT-based Atomic Calculation of Hafnium Oxide

$HfO_2$  is a high- $k$  dielectric ( $k=25$ ) material with a high bandgap, but when the Hafnium (Hf) atom is replaced with the silicon atom by chemical vapor decomposition, it revises its electrical properties. Some of these properties are studied by DFT-based calculation of silicon-doped hafnium oxide using the quantum ATK simulator. In this work, the authors studied the behavior of  $HfO_2$  with 1 Silicon atom doping and with 2 silicon atom doping in terms of its band structure, and projected density of states. A simple cubic structure of  $HfO_2$  is taken for calculation and doping of silicon atom is done by replacing one and two hafnium atoms in SC- $HfO_2$  as shown in Fig. 2 and the band structure of these three configurations that is undoped  $HfO_2$ ,  $HfO_2$  doped with 1 Si-atom, and  $HfO_2$  doped with 2 Si-atom is explained in same Fig. 2. From Fig. 2, it is clear that replacing the Hf-atom with Si-atom reduces the bandgap between the conduction band and valence band which is definitely one of the reasons for using the hafnium oxide as ferroelectric. The bandgap for  $HfO_2$  is 2.8090 eV,  $HfO_2$  with 1 Si-atom doping is 1.7587 eV and



**Fig. 2** The band structure corresponds to HfO<sub>2</sub> (a) 1 Si-atom doped HfO<sub>2</sub> (b) 2 Si-atom doped HfO<sub>2</sub> (c)

reduced to 0.3475 eV when 2 Si-atom is replaced with Hf atom.

### 3.2 Device Architecture and “atom-to-device” Synopsis

Here in this part of the work, the behavior of conventional MOSFET ( $t_{FE}=0$  nm) and a new architecture of NCFET ( $t_{FE}=0.5$  nm) have been compared. In the newly discussed architecture of NCFET, we used a high- $k$  dielectric material layer in the substrate region. All the device dimensions of both devices are the same, like the channel length ( $L_g$ ) of 25 nm, and extensions of source/drain on both sides of the channel region are taken at 10 nm. The oxide thickness (EOT) in the gate stack is fixed at 1 nm. The substrate region is doped with a uniform p-type of  $1 \times 10^{17} \text{ cm}^{-3}$  concentration. And source/drain region is heavily n-type doped with  $1 \times 10^{20} \text{ cm}^{-3}$  concentration and is of Gaussian type. All the device dimensions are tabulated in Table 1 and Fig. 3 shows the architecture of both the device structure.

For the simulation of any semiconductor device, the drift–diffusion (DD) model is widely used and this DD model can be achieved by assuming the various approximations extracted from the hydrodynamic model such as the speed of light is much faster than the speed of charge carriers, collisions are assumed to be elastic collisions and during collisions, band-gap does not change, degeneration of carriers can be neglected, etc. other more improvements


**Table 1** For the Visual TCAD simulation, the device dimension and parameters of modified NCFET and traditional MOSFET structures are used

Parameter	Conventional MOSFET	Modified NCFET
$L_g$ (nm)	25	25
$L_{S/D}$ (nm)	10	10
$T_{ox}$ (nm)	1	1
$T_{FE}$ (nm)	0	2.5
$T_{high-K}$ (nm)	0	20
$N_{S/D}$ ( $\text{cm}^{-3}$ )	$1 \times 10^{20}$	$1 \times 10^{20}$
$N_{ch}$ ( $\text{cm}^{-3}$ )	$1 \times 10^{17}$	$1 \times 10^{17}$
$\Phi_m$ (eV)	4.5(Npoly Si)	4.5 (Npoly Si)

have been done in this DD model which makes it complex but allows it to deal with the real problems.



The synopsis for atom to device modelling is explained in Fig. 4(a). The flowchart of the simulation methodology is shown in Fig. 4(b). Visual TCAD device simulator uses the level 1 drift–diffusion model (DDML1) with constant lattice temperature to solve any procedure. The primary function of DDML1 is to solve the basic electron and hole continuity equations along with Poisson’s equations:

$$\nabla \cdot \epsilon \nabla \Psi = -q(p - n + N_D^+ - N_A^-) \quad (3.1)$$



**Fig. 3** The schematic architecture of conventional MOSFET and Modified NCFET

**Fig. 4** (a) Synopsis of “Atom-to-Circuit” Modelling for Modified NCFET structure. (b) Flowchart for the simulation methodology in COGENDA Visual TCAD



where  $\Psi$  is the electrostatic potential of vacuum level, the concentration of electron and hole is noted by  $n$  and  $p$ , respectively,  $N_D^+$  and  $N_A^-$  defines the ionized impurity concentrations and  $q$  is the electron charge magnitude.

If  $\chi$  defines the electron affinity,  $\Delta E_c$  and  $\Delta E_v$  notes the shift in bandgap due to mechanical strain or heavy doping, and the bandgap of the semiconductor is denoted by  $E_g$  then, the relation of vacuum level  $\Psi$  with the conduction level  $E_c$  and valence level  $E_v$  is given as

$$E_c = -q\Psi - \chi - \Delta E_c \quad (3.2a)$$

$$E_v = E_c - E_g + \Delta E_v \quad (3.2b)$$

Further, the intrinsic fermi potential  $\Psi_{intrinsic}$  and vacuum level  $\Psi$  are connected by the relation given as

$$\Psi = \Psi_{intrinsic} - \frac{\chi}{q} - \frac{E_g}{2q} - \frac{k_b T}{2q} \ln\left(\frac{N_c}{N_v}\right) \quad (3.3)$$

In the Genius code, the energy reference 0 eV is taken as the intrinsic Fermi level of the equilibrium state.

Continuity equations for electrons and holes are defined as if  $U$  is the recombination rate and  $G$  is the generation rate for both electrons and holes.

$$\frac{\partial n}{\partial t} = \frac{1}{q} \nabla \cdot J_n - (U - G) \quad (3.4a)$$

$$\frac{\partial p}{\partial t} = -\frac{1}{q} \nabla \cdot J_p - (U - G) \quad (3.4b)$$

where  $J_n$  and  $J_p$  are vector quantities and defined as the electron and hole current densities respectively and expressed as

$$J_n = q\mu_n n E_n + qD_n \nabla n \quad (3.5a)$$

$$J_p = q\mu_p p E_p + qD_p \nabla p \quad (3.5b)$$

where  $\mu_n$  and  $\mu_p$  are mobilities of electrons and holes respectively.  $D_n \left(= \frac{k_b T}{q} \mu_n\right)$  and  $D_p \left(= \frac{k_b T}{q} \mu_p\right)$  are the diffusion constants for electron and hole, respectively.  $E_n$  and  $E_p$  are the effective driving electrical field for electrons and holes and are vector quantities given as

$$E_n = \frac{1}{q} \nabla E_c - \frac{k_b T}{q} \nabla (\ln(N_c) - \ln\left(T^{3/2}\right)) \quad (3.6a)$$

$$E_p = \frac{1}{q} \nabla E_v + \frac{k_b T}{q} \nabla (\ln(N_v) - \ln\left(T^{3/2}\right)) \quad (3.6b)$$

By using the given values in the above expressions and combining these with Poisson's equations, we obtained the basic equations for DDML1 as follows:

$$\frac{\partial n}{\partial t} = \nabla \cdot (\mu_n n E_n + \mu_n \frac{k_b T}{q} \nabla n) - (U - G) \quad (3.7a)$$

$$\frac{\partial p}{\partial t} = -\nabla \cdot (\mu_p p E_p - \mu_p \frac{k_b T}{q} \nabla p) - (U - G) \quad (3.7b)$$

$$\nabla \cdot \epsilon \nabla \Psi = -q(p - n + N_D^+ - N_A^-) \quad (3.7c)$$

Equations from Eqs. (3.1) to (3.7c) are referred to from the Visual TCAD simulator manual [15].

Figure 4(a) despite the atom-to-circuit modeling for Modified NCFET structure that can be explained with its parameters as.

- (a) **Atomistic Modelling**
- (b) **DFT-based dielectric constant calculation:** Calculating the dielectric constant (also known as the permittivity) of a material using Density Functional Theory (DFT) is a common theoretical approach in condensed matter physics and materials science. The dielectric constant characterizes a material's ability to store electrical energy in an electric field. DFT can provide valuable insights into the electronic structure and properties of materials, including their dielectric response. DFT calculations can be computationally intensive, and the accuracy of the results depends on various factors, including the choice of exchange–correlation functional, the level of theory, and the convergence criteria.
- (c) **First principle-based geometry optimization:** Geometry optimization in Density Functional Theory (DFT) is a fundamental computational technique used to find the most stable atomic positions and lattice parameters for a given material. It's based on the principles of quantum mechanics and aims to minimize the total energy of the system by adjusting the positions of the atoms within the constraints of the chosen DFT method and exchange–correlation functional. Performing a first-principles-based geometry optimization in DFT allows you to obtain accurate structural information for a wide range of materials, enabling you to understand their stability, bonding, and other physical properties from a quantum mechanical perspective.
- (d) **Compact device modelling in Visual TCAD**
- (e) **Fermi–Dirac distribution-based MOS capacitor model:** FD distribution plays a key role in MOS capacitor modelling by describing the electron energy distribution and determining important parameters such as the flat band voltage and threshold voltage.

These parameters are essential for understanding the operation of MOS devices and designing integrated circuits. The Fermi–Dirac distribution helps model the electron occupancy in energy states within the semiconductor, which in turn affects the device's behaviour and characteristics.

- (f) **Substrate Preparation:** Prepare a semiconductor substrate, which is typically a thin wafer of the chosen material. The substrate may be lightly doped or undoped, depending on the type of FET you want to create (e.g., n-channel or p-channel).
- (g) **Thin Film Deposition:** Deposit thin films of various materials on the substrate using techniques like chemical vapour deposition (CVD), physical vapour deposition (PVD), or molecular beam epitaxy (MBE). These films are used to create different layers within the FET, including the gate, source, and drain regions.
- (h) **Photolithography:** Use photolithography to define the patterns for various FET components. Photomasks are created to define the positions of the gate, source, and drain regions.
- (i) **Etching:** Use chemical or plasma etching to remove material in areas not protected by the photoresist. This creates trenches and openings in the thin films, defining the gate, source, and drain regions.
- (j) **Doping:** Introduce dopants (impurities) into the semiconductor material to create regions with the desired electrical characteristics. This process is essential for forming the source and drain regions.
- (k) **Gate Insulator Formation:** Deposit or grow a thin insulating layer (typically silicon dioxide, SiO<sub>2</sub>) on top of the semiconductor. This insulating layer will serve as the gate dielectric.
- (l) **Gate Electrode Formation:** Deposit a metal (e.g., aluminum or tungsten) or a highly doped semiconductor layer on top of the gate insulator to form the gate electrode.
- (m) **Source and Drain Contacts:** Deposit metal layers on top of the source and drain regions to form electrical contacts.
- (n) **Annealing:** Subject the device to an annealing process to activate dopants, repair crystal damage, and improve electrical characteristics.
- (o) **Circuit Modelling**

Modeling a Metal–Oxide–Semiconductor Field-Effect Transistor (MOSFET) in a circuit involves representing the device's electrical behaviour using equivalent circuit elements. The MOSFET is a three-terminal semiconductor device commonly used in integrated circuits for amplification, switching, and other functions. There are different

levels of complexity for MOSFET models, ranging from simple to highly detailed.

## 4 Performance Analysis of NCFET Over MOSFET


### 4.1 Projected DOS for Different HfO<sub>2</sub> Configuration

Further, Fig. 5 shows the projected DOS for all three configurations. Projected DOS corresponds to every spin up and spin down configuration which shows the chances of electrons to transfer from VB to CB so that the polarization and charge transfer increases. The highest projected DOS is for the HfO<sub>2</sub> doped with 2 Si-atom. PDOS (Projected Density of States) gives the projection of a particular orbital of a particular atom on the density of states. So, if you sum over all the projections, you will have the total density of state, or simply, the DOS. PDOS is related to how the energy states are distributed. Due to the voltage amplification factor in the NCFET structure that is provided by the FE material layer in the gate stack. As we apply the gate-source voltage to turn on the device, there are screening charges ( $\sigma$ ) and polarization charges ( $P$ ). They arrange themselves according to the applied voltage. The time in which screening charges arrange themselves ( $T$ ) is much less than the polarization switching time ( $T_p$ ), hence the total net voltage drop across the ferroelectric material is negative which results in the voltage amplification in NCFET shown in Fig. 6. Figure 7 shows the transfer characteristic of conventional MOSFET and the Modified NCFET structure in linear and logarithmic scales. The linear curves show the high ON-current for the Modified structure of NCFET due to its negative capacitance phenomenon when compared to the conventional MOSFET. In the logarithmic scale, we can see that the OFF-current or leakage current is almost comparable for both devices which means the switching ratio ( $I_{ON}/I_{OFF}$ ) becomes high for the Modified NCFET structure.

### 4.2 Voltage Amplification and SCEs in Modified NCFET over MOSFET



In addition, SCEs like DIBL, SS, and  $V_{th}$  become dominant when the technology nodes become shorter than 100 nm. In such a short node, the channel current starts controlled by the drain terminal instead of the gate terminal. So, for the device's performance at such a short channel length we need to suppress these effects [16–18].

Firstly, let's talk about the threshold voltage which is the needed voltage to turn on the device, and here for the work, it's less for the Modified NCFET structure in comparison to the conventional MOSFET structure shown in Fig. 8(a). Further, another SCE is DIBL which is responsible for the reduction of threshold voltage and higher leakage current at higher drain bias. When the biasing increases at the drain end, it starts interacting with the channel region and



**Fig. 5** The Projected DOS concerning the energy for different configurations of  $\text{HfO}_2$

**Fig. 6** The voltage amplification process occurs in the gate stack of NCFET




**Fig. 7** Transfer characteristic comparison of conventional MOSFET and Modified NCFET

the source end which results in lower barrier potential and gives the electrons an easy path to travel through the channel. Hence, the gate terminal loses the control over channel current. So, this effect should be decreased for better device performance. In Fig. 8(b), the calculated DIBL data is according to Eq. (4.1) [4, 17].

$$DIBL = \frac{V_{thV_{ds}=0.9V} - V_{thV_{ds}=0.1V}}{V_{ds=0.9V} - V_{ds=0.1V}} \quad (4.1)$$

The conventional MOSFET and Modified NCFET structure are shown which shows the lower DIBL value for Modified NCFET over conventional MOSFET. Furthermore, the critical SCE is the subthreshold swing value which is discussed in the introduction section. In this study, we discussed the SS value in the linear and saturation region according to Eq. (1.3).



**Fig. 8** (a) Comparison of  $V_{th}$  and SS for conventional MOSFET and Modified NCFET. (b) DIBL comparison of conventional MOSFET and Modified NCFET

**Table 2** Comparison of SCEs in conventional MOSFET and Modified NCFET

Short channel effects	Conventional MOSFET	Modified NCFET
$V_{th}$ (V)	0.34	0.26
DIBL (mV/V)	0.086	0.078
$SS_{lin}$ (mV/dec)	62.84	56.00

And in both regions, we found that the SS value approaches the Boltzmann tranny limit which is 60 mV/dec [17–19]. In the linear region, the SS value of Modified NCFET is reduced by 8.92% when compared with the conventional MOSFET plotted in Fig. 8(a). All the extracted values of SCEs are inserted in Table 2.

### 4.3 Analog/RF Parameter Comparison of MOSFET and Modified NCFET

At  $V_{ds}=0.5$  V and  $V_{gs}=0.5$  V, Fig. 9(a) shows the net charge across the channel of Modified NCFET. The high intensity of charges is at the source and drain ends. Figure 9(b) shows the potential across the channel region of Modified NCFET at the same conditions and it indicates that the highest potential is at the channel region in comparison to the source/drain end. Figure 9(c) shows the electron and hole mobility variation with the cutline starting from the source end and going to the drain end. Lastly, Fig. 9(d) shows the Electrical field generated across the channel region from the source end to the drain end at  $V_{ds}=0.5$  V and  $V_{gs}=0.5$  V. Analog parameters and inverter applications are explored in this section of the study to compare the performance of Modified NCFET and traditional MOSFET. The results are simultaneously compared. Figure 7 makes it clear that the Modified NCFET has a higher drain current than the conventional

MOSFET device because of the negative capacitance phenomenon in NCFET.

$$g_m = \frac{\partial I_d}{\partial V_{gs}} \quad (4.2)$$

$$TGF = \frac{g_m}{I_d} \quad (4.3)$$


Related to drain current, transconductance defines the input conductance which is an essential parameter for the high-performance application. From Fig. 10(a), it is clear that the  $g_m$  calculated according to Eq. (4.2) [4, 12] for the Modified NCFET is higher than the conventional MOSFET as the ON-current for the Modified NCFET is somewhat higher than the conventional MOSFET [20–23]. Also, the “transconductance generation factor is the ratio of gain generated per unit power loss”. A high value of TGF calculated from Eq. (4.3) [4, 17] indicates a high gain with less power loss which is a valuable factor for reliable application. The modified NCFET's TGF value is higher than that of the traditional MOSFET which shows the better device application as expressed in Fig. 10(a).

On the other hand, the switching ratio ( $I_{ON}/I_{OFF}$ ) also increases by one decimal point in the Modified NCFET ( $1.07 \times 10^5$ ) when compared to the conventional MOSFET ( $1.64 \times 10^4$ ). Also, it is further improved by the use of high-k dielectric material in the substrate region. Further, there is one more essential parameter that gives the device functioning in terms of current and SS called quality factor (QF). QF can be expressed as in Eq. (4.4) [4].

$$QF = \frac{g_m}{SS} \quad (4.4)$$

For Modified NCFET, QF is 5.3  $\mu$ S-dec/mV and for conventional MOSFET its value is 4.8  $\mu$ S-dec/mV which is

**Fig. 9** (a) Net charge across the Modified NCFET device. (b) The potential across the channel region in Modified NCFET structure. (c) Electron and hole mobility across the channel region of Modified NCFET structure. (d) The electrical field across the channel region of the Modified NCFET structure



significantly better as shown in Fig. 10(b). It is because of higher  $g_m$  in the case of Modified NCFET.

Furthermore, another parameter that connects  $g_m$  and  $I_d$  is device efficiency which is higher for the Modified NCFET ( $58.33 \text{ V}^{-1}$ ) than the conventional MOSFET ( $44.07 \text{ V}^{-1}$ ) expressed in Fig. 10(c).

$$g_d = \frac{\partial I_{dsat}}{\partial V_{ds}} \quad (4.5)$$

$$V_{EA} = \frac{I_d}{g_d} \quad (4.6)$$

Moving to Fig. 10(d), the variation of output conductance ( $g_d$ ) according to Eq. (4.5) [4] and early voltage ( $V_{EA}$ ) according to Eq. (4.6) [4] as a function of  $V_{ds}$  is shown at  $V_{gs} = 0.5 \text{ V}$ .  $g_d$  and  $V_{EA}$  should be as high as possible for the gadget to have higher analog performance. Because  $g_d$  measures the current driving ability of a device and


$V_{EA}$  is the source-drain resistance measurement. In this comparison work, we get these values high for the Modified NCFET structure. Further, we have the variation of cut-off frequency ( $f_T$ ) with the  $V_{gs}$  at constant  $V_{ds} = 0.5 \text{ V}$  in Fig. 10(e),  $f_T$  depends on the transconductance ( $g_m$ ), gate-source capacitance ( $C_{gs}$ ) and gate-drain capacitance ( $C_{gd}$ ) as formulated below in Eq. (4.7) [3].

$$f_T = \frac{g_m}{2\pi [C_{gs} + C_{gd}]} \quad (4.7)$$


$$f_{max} = \frac{f_T}{\sqrt{4R_g(g_{ds} + 2\pi f_T C_{gd})}} \quad (4.8)$$

as the  $g_m$  is high for the Modified NCFET when compared to the conventional MOSFET, we get the  $f_T$  high for the Modified NCFET according to Eq. (4.7). Moreover, for the better performance of a device, the intrinsic gain ( $A_v$ ) should be

Fig. 9 (continued) (c)



(d)




high [24, 25]. No matter what the bias point,  $A_V$  is a device's possible maximum voltage gain. The variation of  $A_V$  for both the device structures is shown in Fig. 10(e) and it is clear that  $A_V$  for Modified NCFET is higher than conventional MOSFET. Figure 10(f) shows the GFP and GTFP for the conventional MOSFET and Modified NCFET verifying that negative capacitance gives a better improvement to the device's performance. Figure 10(g) despite the Maximum frequency for oscillation  $f_{\max}$  for conventional MOSFET and Modified NCFET. It is higher for Modified NCFET in comparison to con. MOSFET as the overall combination of  $g_{ds}$ ,  $f_T$ , and  $C_{gd}$  is low for the previous device in comparison to the conventional device [25].

All these performance parameters are tabulated in Table 3.

## 5 Comparison of Conventional MOSFET-Based Inverter and Modified NCFET-based Inverter

Combinational circuits are in high demand nowadays because of their high switching speed and their low power consumption. For better digital applications, combinational circuits are the first choice. To meet the objectives, several designs of MOSFETs are explored and the Modified NCFET is one of them. In this section of work, we discuss the voltage-transfer curve of a conventional MOSFET-based inverter and a Modified NCFET-based inverter. Firstly, Fig. 11(a) shows the schematic structure of a MOSFET-based inverter. So, in this architecture, we need two types of components. One is the n-channel component and the other is the p-channel component, both are connected with the



**Fig. 10** (a) The  $g_m$  and TGF variation (b) QF and switching ratio for conventional MOSFET and Modified NCFET. (c) Variation of device efficiency (d) Variation of  $g_d$  and  $V_{EA}$  for conventional MOSFET and Modified NCFET. (e) Variation of the cut-off frequency and intrinsic gain ( $A_v$ ) to  $V_{gs}$ . (f) GFP and GTFP to  $V_{gs}$  (g)  $f_{max}$  to  $V_{gs}$  for both the architecture

10 nm  $\text{SiO}_2$  spacer. To work as the circuit of the inverter, the components of this structure should be such that their threshold voltage is the same so that there is no break point in the working of the circuit when we change the applied voltage from -1 V to +1 V. As regular CMOS based inverter circuit,  $V_{gs}=0$  V is the breakpoint for the circuit where the working component changes.

When  $V_{gs}=-1$  to 0 V, at that particular time, p-channel Modified NCFET works and gives the output, and when  $V_{gs}=0$  to +1 V, then the working component is n-channel Modified NCFET. So, the threshold voltage for both components should be the same so that the complete circuit works smoothly. For matching the  $V_{th}$ , we should change the work functions of both gate contacts (NpolySi) simultaneously. NpolySi is used as the gate contact with 4.50 eV and 4.95 eV work functions for n-type and p-type channel components respectively. The plot for the threshold match is shown in Fig. 11(b). This architecture is presented using the COGENDA Visual TCAD simulator. We simulated the results for both compared device-based inverters in the form of VTC plots. Further, the transfer characteristic curves of conventional MOSFET-based inverter and Modified NCFET-based inverter are shown in Fig. 11(b) to match their threshold voltage. With a dual work function metal (DWFM) integration scheme,  $V_{gs}$  varies from -1 V to +1 V at constant  $V_{ds}=0.5$  V [12, 26, 27]. The VTC comparison curve of the conventional MOSFET-based inverter and Modified NCFET-based inverter is plotted in Fig. 11(c). From the plot, we can prove that the transition region (TR) for the Modified NCFET-based inverter is significantly sharper than the conventional MOSFET-based inverter which gives it better speed and fast switching.

**Noise Margin calculation** The transfer region in the VTC curve of a MOSFET-based inverter is a crucial region that plays a significant role in digital logic operation. The VTC curve represents the relationship between the input voltage ( $V_{IN}$ ) and the output voltage ( $V_{OUT}$ ) of the inverter. The transfer region, sometimes referred to as the "active region," is the part of the VTC where the NCFET-based inverter operates as a digital logic gate, it should be low for a quick response of the circuit. On this VTC curve, there are two important critical points where the slope of this curve becomes -1. One point corresponds to logic 0 called maximum input voltage ( $V_{IL}$ ) and the other corresponds to logic 1 denoted as minimum input voltage ( $V_{IH}$ ). The threshold voltage in the case

of the inverter circuit is the voltage point at which  $V_{in}=V_{out}$  or the transition voltage on the VTC curve. In these cases, the  $V_{th}$  for conventional MOSFET is 0.41 V and for Modified NCFET, it is 0.43 V. In digital logic circuits, the transfer region corresponds to the range of input voltages where the inverter properly interprets the input as either a logic high (1) or a logic low (0) output. This region is where the inverter performs its primary logic function of signal inversion. The transition region for conventional MOSFET is 0.2 V whereas, for Modified NCFET, it is 0.15 V. The transition from one logic level to another in the transfer region of the NCFET-based inverter is relatively quick. It is important for minimizing the propagation delay of digital circuits. A well-defined transfer region helps in achieving fast switching times. It is a fundamental characteristic that designers consider when designing and optimizing digital circuits to ensure proper logic operation, noise immunity, and signal integrity. The output signals should be clear from noise signals for better circuit performance. That is why we always calculate the noise margin which gives the extraction of noises from output signals [12, 28]. The noise margin is a crucial parameter in the design and analysis of MOSFET-based inverters and other digital logic gates. It plays a significant role in ensuring the reliability and robustness of digital circuits. And it should be as high as possible. It allows for tolerance in voltage levels so that devices with slightly different voltage levels can still interface correctly. It is given below for low signal levels ( $NM_L$ ) and high signal levels ( $NM_H$ ) [12]:

$$NM_L = V_{IL} - V_{OL} \quad (5.1)$$

$$NM_H = V_{OH} - V_{IH} \quad (5.2)$$

When input levels are logic 1 and logic 0, respectively,  $V_{IL}$  and  $V_{IH}$  are the minimum and maximum input voltages. Similar to this, when output levels are logic 0 and 1, respectively,  $V_{OL}$  and  $V_{OH}$  are the minimum and maximum output voltages. The  $NM_L$  for a conventional MOSFET-based inverter is 0.29 V and 0.32 V for a Modified NCFET-based inverter according to Eqs. (5.1) [12]. And  $NM_H$  for conventional MOSFET and Modified NCFET are 0.31 V and 0.32 V, respectively according to Eq. (5.2). Achieving a high noise margin in a MOSFET-based inverter is essential for designing robust digital circuits that can tolerate noise and variations in input voltage levels while maintaining reliable logic operation. A high noise margin implies that the circuit can handle noise and still provide a clear distinction between logic high and logic low levels. Noise margin is critical for ensuring that different components and devices in a digital system can communicate effectively. It allows for tolerance in voltage levels so that devices with slightly different voltage levels can still interface correctly. Semiconductor manufacturing processes can result in variations in device characteristics. Noise margin accounts for these

**Table 3** Summary of the analog parameter of conventional MOSFET and Modified NCFET


Parameter	Conventional MOSFET	Modified NCFET
$I_{on}/I_{off}$	$1.64 \times 10^4$	$1.92 \times 10^5$
$g_m$ ( $\mu S$ )	0.11	3.08
TGF ( $V^{-1}$ )	41.07	58.33
$g_d$ (mS)	0.13	1.16
$V_{EA}$ (V)	3.90	4.63
$f_T$ (THz)	0.50	1.25
$A_V$ (dB)	14.18	19.92

**Table 4** Noise margin comparison between inverters using Modified NCFETs and Conventional MOSFETs

Parameter	Conventional MOSFET	Modified NCFET	% Improvement
$V_{IL}$ (V)	0.32	0.35	9.37 (↑)
$V_{IH}$ (V)	0.52	0.50	3.84 (↓)
$V_{OL}$ (V)	0.022	0.031	40.90 (↑)
$V_{OH}$ (V)	0.83	0.82	1.20 (↓)
$NM_L$ (V)	0.29	0.32	10.34 (↑)
$NM_H$ (V)	0.31	0.32	3.22 (↑)
TR (V)	0.20	0.15	25 (↓)

process variations, making the circuit more robust and less susceptible to manufacturing-related inconsistencies. Figure 11(d) shows the transient analysis for the Modified NCFET-based inverter. The drift–diffusion method solver level 1 (DDML1)

technique is used for all the simulations which are carried out at room temperature. The calculated and improved values are tabulated in Table 4. Table 5 compares this work with the published works.



**Fig. 11** **a** Schematic diagram of MOS-based inverter **(b)**. Threshold voltage matching for Conventional MOSFET-based inverter and Modified NCFET-based inverter. **(c)**. VTC curve for conventional

MOSFET and Modified NCFET. **(d)** The transient curve for a Modified NCFET-based inverter

**Table 5** Comparison of Modified NCFET parameters with other published work

Ref	Year	Device platform	$I_{on}/I_{off}$ ( $\times 10^5$ )	TGF ( $V^{-1}$ )	$A_v$ (dB)	$V_{EA}$ (V)	$f_T$ (THz)
[28]	2019	Junctionless Double Gate Vertical MOSFET	NA	26.7	NA	0.59	0.083
[29]	2020	Nano-sheet Transistor	1.90	NA	6.03	2.67	0.585
[30]	2021	SOI Junctionless Nanowire FET	0.82	41.81	NA	NA	0.254
[31]	2022	Tunnel Field Effect Transistor	NA	4.39	0.93	NA	0.940
This work	—	Modified NCFET	1.92	58.33	19.92	4.63	1.25

## 6 Conclusion

A quantum ATK and Visual TCAD simulator-based insight for Si-doped  $HfO_2$  NCFET with the use of ferroelectric material is taken into account. Modified NCFET shows amplified results with high ON-current and a better switching ratio of  $1.7 \times 10^5$ . In addition, Modified NCFET suppresses the short channel effects like threshold voltage decreased by 23.75%, and SS reduced by 8.92% compared to conventional MOSFET. Also, the analog parameters of Modified NCFET over conventional MOSFET show improved results. The transconductance of Modified NCFET increased by 34.75% in comparison to the conventional MOSFET structure. Quality factor and device efficiency of Modified NCFET improved by three decimal points and 32.36%, respectively concerning conventional MOSFET structure. Moreover, the cut-off frequency and intrinsic gain show amplified results with 150 times increment and 40.48% results when compared to conventional MOSFET. Better analog performance parameters and reduced short channel effects make the Modified NCFET (with a high-k dielectric layer in the substrate region) an appealing candidate for digital application in place of regular MOSFET. Furthermore, when we talk about the digital applications like inverters of both these device structures, the noise margin for Modified NCFET comes out to be high when compared to the conventional MOSFET device structure. Its value is 0.29 V for Modified NCFET and 0.31 V for conventional MOSFET structure from the VTC plot. Better analog performance parameters, reduced short channel effects, and higher noise margin make the Modified NCFET (with a high-k dielectric layer in the substrate region) an appealing candidate for digital application in place of regular MOSFET.

**Acknowledgements** “The authors are grateful to the Microelectronics Research Laboratory, Delhi Technological University, for supporting the work.”

**Author Contributions** **Rashi Mann:** Conceptualization, methodology, software, analysis, data curation, writing-original draft preparation.

**Rishu Chaujar:** Writing—review and editing at different stages, supervision.

**Funding** “The authors declare that no funds, grants, or other support were received during the preparation of this manuscript.”

**Data Availability** “The authors mentioned above have all the relevant data associated with this research work and will be dedicated to sharing that they will be asked to do so in the future.”

### Declarations

“The authors have seen all the Ethical Standards and will supposed to follow them in the future.”

**Consent to Participate & for Publication** “Since the concerned research paper is based on the ‘non-life science journal.’ So, ‘Not Applicable’ here. However, the authors have gone through all journal policies and consented to the authorities for further processing.”

**Competing Interests** The authors declare no competing interests.

## References

- Moore GE (1998) Cramming more components onto integrated circuits. *Proc IEEE* 86:82–85
- Jeon DY, Park SJ, Mouis M, Barraud S, Kim GT, Ghibaudo G (2013) Low-temperature electrical characterization of junctionless transistors. *Solid State Electron* 80:135–141
- Kumar A, Gupta N, Chaujar R (2016) TCAD RF performance investigation of transparent gate recessed channel MOSFET. *Microelectron J* 49:36–42
- Sreenivasulu VB, Narendar V (2022) Design and temperature assessment of junctionless nanosheet FET for nanoscale applications. *SILICON* 14:3823–3834
- Narendar V (2018) Performance enhancement of finfet devices with gate-stack (GS) High-K dielectrics for nanoscale applications. *SILICON* 10:2419–2429
- Awadhiya B, Kondekar PN, Yadav S, Upadhyay P (2020) Insight into threshold voltage and drain-induced barrier lowering in negative capacitance field effect transistor. *Trans Electr Electron Mater* 22:267–273
- Salahuddin S, Datta S (2008) Use of negative capacitance to provide voltage amplification for low power nanoscale devices. *Nano Lett* 8:405–410
- Goswami Y, Ghosh B, Asthana PK (2014) Analog performance of Si junctionless tunnel field effect transistor and its improvisation using III-V semiconductor. *RSC Adv* 4:10761–10765
- Lo SH, Buchanan DA, Taur Y, Wang W (1997) Quantum mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFETs. *IEEE Electron Device Lett* 18:209–211
- Pathak Y, Malhotra BD, Chaujar R (2022) Detection of biomolecules in dielectric modulated double metal below ferroelectric layer FET with improved sensitivity. *J Mater Sci: Mater Electron* 33:13558–13567

11. Pathak Y, Malhotra BD, Chaujar R (2022) Analog/RF performance and effect of temperature on ferroelectric layer improved FET device with spacer. *SILICON* 14:12269–12280
12. Mann R, Chaujar R (2022) TCAD investigation of ferroelectric based substrate MOSFET for digital application. *SILICON* 14:5075–5084
13. Bheemana RC, Japa A, Yellampalli SS, Vaddi R (2023) Negative capacitance FET based energy efficient and DPA attack resilient ultra-light weight block cipher design. *Microelectron J* 133:105711
14. Kumar B, Sharma M, Chaujar R (2023) Gate electrode work function engineered JAM-GS-GAA FinFET for analog/RF applications: Performance estimation and optimization. *Microelectron J* 135:105766
15. Visual TCAD manual "<https://www.cogenda.com/article/VisualTCAD>"
16. Mukherjee A, Debnath P, Nirmal D, Chanda M (2023) A new analytical modelling of 10 nm negative capacitance-double gate TFET with improved cross-talk and miller effects in digital circuit applications. *Microelectron J* 133:105689
17. Basak A, Sarkar A (2021) Quantum analytical model for lateral dual gate UTBB SOI MOSFET for Analog/RF performance. *SILICON* 13:3131–3139
18. Basak A, Sarkar A (2022) Drain current modelling of asymmetric junctionless dual material double gate MOSFET with High K gate stack for analog and RF performance. *SILICON* 14:75–86
19. Tu L, Cao R, Wang X, Chen Y, Wu S, Wang F, Wang Z, Shen H, Lin T, Zhou P, Meng X, Hu W, Liu Q, Wang J, Liu M, Chu J (2020) Ultrasensitive negative capacitance phototransistors. *Nat Commun* 11:4–11
20. Awadhiya B, Kondekar PN, Yadav S, Upadhyay P (2021) Insight into threshold voltage and drain-induced barrier lowering in negative capacitance field effect transistor. *Trans Electr Electron Mater* 22:267–273
21. Pahwa G, Agarwal A, Chauhan YS (2018) Numerical Investigation of Short Channel Effects in Negative Capacitance MFIS and MFIS Transistors: Subthreshold Behavior. *IEEE Trans Electron Devices* 65:5130–5136
22. Pradhan KP, Mohapatra SK, Sahu PK, Behera DK (2014) Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET. *Microelectron J* 45:144–151
23. Kumar A, Tripathi MM, Chaujar R (2018) Comprehensive analysis of sub-20 nm black phosphorus-based junctionless-recessed channel MOSFET for analog/RF applications. *Superlattices Microstruct* 116:171–180
24. Pradhan KP, Mohapatra SK, Sahu PK, Behera DK (2014) Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET. *Microelectronics J* 45:144–151
25. Jena B, Dash S, Routray SR, Mishra GP (2019) Inner-gate-engineered GAA MOSFET to enhance the electrostatic integrity. *NANO* 14:1–8
26. Narendar V, Girdhardas KA (2018) Surface potential modeling of Graded-Channel gate-stack (GCGS) high-K dielectric dual-material double-gate (DMDG) MOSFET and analog/RF performance study. *SILICON* 10:2865–2875
27. Baruah K, Baishya S (2023) Numerical assessment of dielectrically-modulated short- double-gate PNP TFET-based label-free biosensor. *Microelectron J* 133:105717
28. Kaharudin KE, Salehuddin F, Zain ASM, Roslan AF (2019) Effect of channel length variation on analog and RF performance of junctionless double gate vertical MOSFET. *J Eng Sci Technol* 14(4):2410–2430
29. Pundir YP, Saha R, Pal PK (2020) Effect of gate length on performance of 5nm node N-channel nano-sheet transistors for analog circuits. *Semicond Sci Technol* 36(1):015010
30. Sreenivasulu VB, Narendar V (2022) Junctionless gate-all-around nanowire FET with asymmetric spacer for continued scaling. *SILICON* 14:7461–7471
31. Jeyanthi JE, Samuel TSA, Arivazhagan L (2022) Optimization of design space parameters in tunnel fet for analog/mixed signal application. *SILICON* 14:8233–8241

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.



## PAPER

## DFT based atomic modeling and temperature analysis on the RF and VTC curve of high-k dielectric layer-assisted NCFET

RECEIVED  
8 August 2023REVISED  
17 November 2023ACCEPTED FOR PUBLICATION  
18 December 2023PUBLISHED  
29 December 2023

Rashi Mann and Rishu Chaujar\*

Microelectronics Research Lab, Department of Applied Physics, Delhi Technological University, Delhi, India

\* Author to whom any correspondence should be addressed.

E-mail: [rashimann08@gmail.com](mailto:rashimann08@gmail.com) and [Chaujar.rishu@dtu.ac.in](mailto:Chaujar.rishu@dtu.ac.in)**Keywords:** negative capacitance, DFT, propagation delay, noise margin, short channel effects**Abstract**

In this report, Density Functional Theory (DFT) based calculation using a Quantum Atomistic Tool Kit (ATK) simulator is done for the hafnia-based ferroelectric material. The band structure, projected density of states (PDOS), and Hartree potential ( $V_H$ ) are taken into account for hafnium oxide ( $\text{HfO}_2$ ) and silicon-doped hafnium oxide (Si-doped  $\text{HfO}_2$ ). Further, we analyze the temperature variation impact on analog parameters and voltage transfer characteristic (VTC) curve of inverter application of Modified Negative Capacitance Field-Effect-Transistor (NCFET) using the Visual Technology-Computer-Aided-Design (TCAD) simulator. The Modified NCFET structure enhances the DC parameters like leakage current ( $I_{\text{OFF}}$ ) and Subthreshold Swing (SS) compared to the conventional NCFET structure. With the temperature impact, the variation in the parameters of Modified NCFET is discussed at 250 K, 275 K, 300 K, 325 K, and 350 K like transconductance ( $g_m$ ), output conductance ( $g_d$ ), early voltage ( $V_{EA}$ ) shows the increment as we move from 250 K to 350 K. The short channel effects (SCEs) like Drain Induced Barrier Lowering (DIBL) and Subthreshold Swing (SS) decrease with the temperature fall at 32.98% and 34.74%, respectively. Further, the VTC curve, Noise Margin (NM), and propagation delay of Modified NCFET-based inverter are discussed with the impact of temperature. The propagation delay for the circuit decreased by 67.94% with the rise in the temperature. These factors show that the Modified NCFET-based inverter gives a fast switching performance at high temperatures.

**1. Introduction**

Silicon-based MOSFETs are knowingly used in microprocessor chips, so they have dominated the IC industry for the past 20 years. The primary goal for such transistors is to fabricate them on small chips [1–5]. Many innovative device structures with small dimensions with better electrostatic control of channels, such as Fin-FETs, dual gates, omega gates, and NCFETs have been proposed. These novel approaches have also been investigated using different materials, such as SiC, III-V semiconductors, II-VI semiconductors, CNT, ferroelectric materials, etc, for power electronics applications. Modern mobile computing demands low power consumption systems, mainly when energy harvesting sources are used for power.  $I_{\text{ON}}/I_{\text{OFF}}$  should be as high as possible at a drain-source voltage ( $V_{ds}$ ) for energy-efficient performance. The subthreshold slope value should be small to increase the switching ratio ( $I_{\text{on}}/I_{\text{off}}$ ). SS can be expressed as

$$SS = \left[ \frac{\partial \Psi_s}{\partial V_{gs}} \right]^{-1} \left[ \frac{(\partial \log_{10} I)}{\partial \Psi_s} \right]^{-1} \quad (1.1)$$

$V_{gs}$  represents the gate-source voltage, and  $\Psi_s$  shows the potential of the surface. The first term  $\left( \left[ \frac{\partial \Psi_s}{\partial V_{gs}} \right]^{-1} \right)$  of equation (1.1) represents the metal oxide semiconductor (MOS) capacitor's electrostatic and the second term  $\left( \left[ \frac{(\partial \log_{10} I)}{\partial \Psi_s} \right]^{-1} \right)$  represents the conductance part of the device [6–9]. Because of the voltage divider between the

silicon channel and gate dielectric, the first term in the formula of the SS does not exceed one in the case of the conventional MOSFET. Also, due to the minority charge diffusion transport in the SS region, the second term remains constant and equivalent to  $\frac{2.3kT}{q}$  which is described by the Boltzmann distribution. Therefore, the limit of SS is set to be 60 mV/dec. Many novel devices such as tunneling FET (TFET), Fin-FET, and impact ionization MOSFET (IMOS) are classified in the category of reducing the SS value [10]. However, these drawbacks include complicated process flow and low drive current. Salahuddin *et al* proposed a device structure to overcome the classical limit of 60 mV/dec, which has a steep slope. This device structure, known as the Negative Capacitance Field-Effect-Transistor (NCFET), has the same structure as MOSFET with a difference of the ferroelectric material layer in the gate stack. Experimentally, it is observed that the ferroelectric materials show a negative capacitance value, which, when used in the gate stack of MOSFET, the term  $\frac{\partial \Psi_s}{\partial V_{gs}}$  exceeds the value one. Like conventional MOSFET, NCFET devices also have the same diffusion and drift electron transport mechanism, aiming to drive a higher current than tunnel-based FETs because of the greater channel charge thickness brought by intensified  $\Psi_s$  at the same off-current. Therefore, NCFET has drawn attention because it can break down the classical minimum limit of Subthreshold Swing,  $SS = 60$  mV/dec with a higher drive current than the conventional MOSFET at the same voltage condition, which is more advantageous while production of new device technology [11–14]. Further, with the advantage of steep slope value, NCFET has many obstacles during its fabrication process. When we fabricate the NCFET device with the use of conventional or existing ferroelectric materials such as Barium Titanate (BTO) and Lead Zirconate Titanate (PZT), the thickness of the gate insulator layer should be such that it balances the large polarization charge density occurred by the ferroelectric material layer and FET channel charge density. It results in hundreds of nanometers, which is a challenging task for fabrication [14–19]. In recent years, ferroelectricity has been found in  $\text{HfO}_2$ -based thin films that are done by controlling the crystalline phase of the films. For achieving the higher permittivity material for DRAM capacitors, many dopants are introduced in a thin film of  $\text{HfO}_2$  to stabilize its tetragonal crystal structure, as this structure has a higher permittivity than the monoclinic structure. Unpredictably, ferroelectricity has been found on the phase boundary between monoclinic and tetragonal structures. 28 nm CMOS technology already shows the use of ferroelectric  $\text{HfO}_2$  thin films in the Ferroelectric Random Access Memory (FeRAM). Also, the fabrication of NCFET with the Ferroelectric  $\text{HfO}_2$  comes out to be fully compatible with CMOS. NCFET is a very low-cost solution for IoT applications or power requirements without being dependent on the high-cost CMOS technology. NCFET can be manufactured easily by introducing the ferroelectric  $\text{HfO}_2$  as a part of the gate stack. For the launch of ferroelectric  $\text{HfO}_2$ -based NCFET, one must demonstrate its ultralow supply voltage usage over the existing Ferroelectric based NCFET. A practical guideline for the device design should be followed to achieve fast-speed operations [20–22]. And also, for the process development, material parameters should be properly chosen. Furthermore, it must be calculated theoretically how much switching energy can be reduced by the chosen NCFET.

In this work, the new architecture of Si-doped  $\text{HfO}_2$ -based NCFET is discussed and compared with the conventional architecture of NCFET. The quantum ATK simulator uses the DFT calculation for hafnium oxide and Si-doped hafnium oxide. Also, the temperature analysis of the architecture is performed with the Visual TCAD simulator. The temperature range is taken from 250 K to 350 K. The impact of temperature on the NCFET-based inverter is also discussed in this work with NM calculations. This architecture is based on the practical device design, which can make energy-efficient equipment by regulating material parameters. These examinations can be done by physical-based simulations like on the ATLAS Visual TCAD. These simulations can involve energy efficiency, material requirement, and operating speed.

## 2. Device structure and simulation methodology

The Quantum ATK simulator is used for the DFT calculation of the  $\text{HfO}_2$  atom, and the Visual TCAD simulator is used for the compact modeling of device architecture. DFT is a quantum-mechanical atomistic modeling approach. DFT is used to verify any materials' energy, structure, and characteristics. The interface engineering in  $\text{HfO}_2$ -based gate stacks has been done to change the function of the layer. Silicon-doped  $\text{HfO}_2$  cubic structure is used as the ferroelectric material in the device architecture to utilize in industrial applications like sensors, fuel cells, and memory devices. The high density of hafnium in  $\text{HfO}_2$  results in low lattice thermal conductivity, measured in the range of 0.49 to 0.95 W /m ·K.

### 2.1. Structure of ferroelectric $\text{HfO}_2$ -based crystal

Silicon-doped hafnia (Si-doped  $\text{HfO}_2$ ) can exhibit a different bonding nature compared to pristine hafnia due to the introduction of silicon (Si) atoms into the crystal lattice. The exact bonding nature in silicon-doped hafnia can depend on several factors, including the concentration of silicon dopants and the local environment of the dopants. One will find a combination of ionic and covalent bonding in both pristine hafnia and silicon-doped hafnia. Hafnia inherently comprises hafnium (Hf) and oxygen (O) atoms. Silicon is also a non-metal. The electronegativity difference between Hf and O leads to ionic bonding, while covalent bonds exist between Hf and




Figure 1. Structure of HfO<sub>2</sub> and Si-doped HfO<sub>2</sub> and synopsis of 'atom-to-circuit' multiscale modeling methodology.


O atoms. Introducing silicon into the lattice does not change the basic ionic and covalent bonding characteristics. The dimension of simple cubic HfO<sub>2</sub>-based ferroelectric are  $a = 10.23 \text{ \AA}$ ,  $b = 10.23 \text{ \AA}$ ,  $c = 10.23 \text{ \AA}$ ,  $\alpha = 90^\circ$ ,  $\beta = 90^\circ$ ,  $\gamma = 90^\circ$ . The structure has four hafnium (Hf) atoms and eight oxygen (O) atoms without any doping [23, 24]. For silicon (Si) doping, 25% of Si is added, as shown in figure 1. Using this Si-doped HfO<sub>2</sub> in gate stacking of the device governs the negative capacitance effect. Quantum Atomistic Tool Kit (QATK) is one such toolkit that can perform electronic structure calculations for molecules and materials.

To calculate the energy values of HfO<sub>2</sub> using the Linear Combination of Atomic Orbitals (LCAO) approximation in QATK, the general LCAO approximation to perform such calculations is spin is unpolarised (not distinguishing between the two possible spin states of electrons), Generalized Gradient Approximation (GGA) exchange–correlation (describe the exchange and correlation effects in terms of electron density gradients. It is an improvement over the simpler Local Density Approximation (LDA) and adds a dependence on the gradient (or first derivative) of the electron density), Fermi–Dirac occupation (to determine how many electrons occupy each molecular orbital or energy level), and density mesh cut-off at 125 Hartree (determines the energy range). Further compact device modeling using the Visual TCAD simulator is done for circuit analysis, as shown in figure 1. A visual TCAD simulator is used to perform all the numerical simulations of temperature analysis presented in this work. For the simulation of silicon regions and the ferroelectric region in n-type architecture, 2D electrostatics is used. The Modified NCFET has an extra layer of high-k dielectric insulator ( $k = 25$ ) with a thickness of 20 nm in the substrate region with the addition of a ferroelectric material layer (HfO<sub>2</sub>FE) in the gate stack shown in figure 2(a). As both the architectures are of n channel type, the substrate regions are doped with the p-type impurities having a concentration of  $1 \times 10^{16} \text{ cm}^{-3}$ .

The extensions of the source/drain with Gaussian doping of  $1 \times 10^{19} \text{ cm}^{-3}$  are used to reduce the parasitic capacitance. The gate length of 25 nm is used for both the device structure. In the gate stack, the layers of SiO<sub>2</sub> and HfO<sub>2</sub>FE have a thickness of 1 nm and 2.5 nm, respectively. These device simulation parameters are tabulated in table 1. The drift-diffusion formulation in Fermi–Dirac statistics, which defines the electrical transport in the silicon region of architecture, is used. Landau-Khalatnikov equation solves the 2D-electrostatics, which gives Landau's parameters ( $\alpha$ ,  $\beta$ ,  $\gamma$ ) for a ferroelectric material. L-K equation is a time-dependent phenomenological equation for ferroelectric material in terms of Landau free energy ( $G$ ) and characteristics response time ( $\tau$ ) is given as

$$\tau \frac{dP}{dt} = -\frac{dG}{dP}, \text{ And } G(P, E) = \frac{\alpha}{2}P^2 + \frac{\beta}{4}P^4 + \frac{\gamma}{6}P^6 - E.P, \quad (2.1)$$

Out of this equation (2.1), two parameters are  $\alpha = -1e + 07$  and  $\beta = 8.9e + 08$ . The supply voltage of 0.5 V is used for all the simulation work. The calibration of simulated work on Visual TCAD with the published work on



**Figure 2.** (a) The Modified NCFET device schematic architecture. (b) Calibrated  $I_D$ - $V_{gs}$  of metal-ferroelectric-insulator-semiconductor double gate NCFET on VTCAD simulator with published results on COMSOL multiphysics.

**Table 1.** Default device dimensions and parameters of conventional NCFET and Modified NCFET structure are taken for the simulation.

Parameter	Conventional NCFET	Modified NCFET
$L_g$ (nm)	25	25
$L_{S/D}$ (nm)	10	10
$T_{ox}$ (nm)	1	1
$T_{FE}$ (nm)	2.5	2.5
$T_{ins}$ (nm)	0	20
$N_{S/D}$ ( $\text{cm}^{-3}$ )	$1 \times 10^{19}$	$1 \times 10^{19}$
$N_{ch}$ ( $\text{cm}^{-3}$ )	$1 \times 10^{16}$	$1 \times 10^{16}$
$\Phi_m$ (eV)	4.5(Npoly Si)	(Npoly Si)

COMSOL Multiphysics by Girish Pahwa *et al* [25]. Figure 2(b) presents the calibrated transfer characteristics of both simulators.

### 3. Results and discussion

#### 3.1. DFT analysis of $\text{HfO}_2$ and Si-doped $\text{HfO}_2$

Figure 3 shows the band structure of simple cubic  $\text{HfO}_2$  structure (a) and 25% Si-doped  $\text{HfO}_2$  (b). It was discovered that the direct bandgap of  $\text{HfO}_2$  reduced significantly from 2.808 eV to 0.347 eV by 25% Silicon doping with two-fold degeneracy. Further, figure 3 shows the transmission spectra corresponding to hafnium oxide with or without silicon doping.

The transmission peaks increase as the doping of silicon increases, which is why the conduction in Si-doped  $\text{HfO}_2$  is much higher than the without-doped  $\text{HfO}_2$ . In this case, the author marks the zero energy level at the Fermi energy level. However, the zero energy level is a reference point used to measure energies in a system. In contrast, the Fermi energy level is a material-specific concept that describes the highest energy level occupied by electrons at absolute zero temperature. The Fermi energy level is crucial for understanding the behaviour of electrons in materials and their electrical and thermal properties. In band structure diagrams, specific colours are often used to represent different energy bands or states within a material. The green colour band represents the highest energy valence band, and the red one shows the lowest conduction band. The difference between these two bands is the bandgap for the corresponding structure, which is 2.808 eV in the case of  $\text{HfO}_2$  and 0.347 eV for 25% Si-doped  $\text{HfO}_2$ .

Silicon states enhances the bandgap and a comparable bandgap changes along the direction for all the lower concentration of silicon atoms. Tran Blaha Modified Becke Johnson (TB-mBJ) is used to calculate the electron band structure of the atom accurately. Figure 4 shows the variation of the Hartree potential with length for both atoms. The lower the Hartree potential of an atom, the more stable the atom. So, the Si-doped  $\text{HfO}_2$  is more




Figure 3. (a) The band structure and corresponding transmission spectra with the energy for (a) HfO<sub>2</sub> and (b) Si-doped HfO<sub>2</sub>.

stable than the HfO<sub>2</sub> atom. It takes less time to move from one orbit to another. It reveals the mean electrostatic interaction between the atoms. Poisson's equation is helpful for the calculation of this electrostatic potential [26]. Figure 5 shows the projected density of states concerning energy levels. It represents the particular density of states like spin-up and spin-down states. The projected DOS for Si-doped HfO<sub>2</sub> is much more dense and higher than the HfO<sub>2</sub> without doping. The contribution of induced silicon atoms in the lower conduction and valance bands shows the hybridization in the orbits. Hence, the magnitude and peaks increase as the concentration of the silicon atoms increases.

### 3.2. SCEs analysis between conventional NCFET and Modified NCFET

The parameters of conventional NCFET and Modified NCFET structures are already discussed in section 2. Figure 6 shows the performance parameter in the form of drain current ( $I_D$ ) concerning the gate voltage ( $V_{gs}$ ).

This variation shows that the leakage current ( $I_{OFF}$ ) is reduced significantly in the Modified NCFET structure. The Modified NCFET contains the insulator part in the substrate region, which acts as the barrier to the mobile electrons in the silicon part of the substrate region. Due to this, the leakage current is reduced, which directly increases the device's switching ratio ( $I_{ON}/I_{OFF}$ ). Further, as the effect of negative capacitance, the SS value decreased, but more decrement in the SS value happened due to the layer of the high- $k$  dielectric material layer in the substrate region of the Modified NCFET structure, as shown inset of figure 6.

### 3.3. Analog/RF performance metrics at different temperatures

The transfer characteristics ( $I_D$ - $V_{gs}$ ) in linear scale for Modified NCFET for temperatures ranging from 250 K to 350 K is presented inset of figure 7(a) at a constant supply voltage or drain voltage ( $V_{ds}$ ) of 0.5 V. From this variation, we can state that with the increase in temperature from 250 K to 350 K, the threshold voltage is reduced down slightly and also gives the high ON-current ( $I_{ON}$ ).

Also, the same variation in the log scale is given in figure 7(a), which shows that the increment in temperature gives a high ON-current and slightly high off-current. This variation can be described according to the energy band gap theory. As the temperature increases, the energy band gap starts decreasing, and the passing of electrons from the valence band to the conduction band becomes easy, which results in the rise of the device's off-state current and on-state current. The switching ratio ( $I_{ON}/I_{OFF}$ ) due to transfer characteristics decreases with the temperature rise, as portrayed in figure 7(b). Thus, with the temperature rise, the device performance




Figure 4. The Hartree potential of (a)  $\text{HfO}_2$  and (b) Si-doped  $\text{HfO}_2$ .





Figure 5. The projected DOS of  $\text{HfO}_2$  and Si-doped  $\text{HfO}_2$ .


degrades with the concerning switching ratio. The effect of temperature on the short channel effects can be seen in figure 7(b) in the form of DIBL value [27, 28]. These effects come because of shortened gate or channel length. When we shorten the channel length, the source and drain come close to each other, and the supply voltage biasing affects the potential barrier between these terminals. So, the punch-through condition arises between the source and drain terminal, and hence the leakage current increases. That is why one should have to minimize these effects. DIBL can be formulated as in equation (3.1) by taking  $V_{th}$  at  $V_{ds} = 0.5$  V.

$$DIBL = \frac{\partial V_{th}}{\partial V_{ds}} \quad (3.1)$$

Concerning temperature rise, the DIBL value starts rising, which is unsuitable for the device's performance. At the lower temperature range of 250 K to 300 K, the DIBL value is in a specific range, and it starts increasing linearly with the increase in temperature. Another short channel effect is the subthreshold swing value. The SS variation as a function of temperature is shown inset of figure 7(b); according to the negative capacitance phenomenon, the SS value becomes low with the use of ferroelectric material in the gate stack [29]. But with the increase in the temperature from 250 K to 350 K, this value starts increasing, which shows the performance degradation of the device. Another factor in the same figure 7(b) (inset) is the threshold voltage ( $V_{th}$ ) as a



**Figure 6.** Transfer characteristic and Subthreshold Swing (inset) comparison of conventional NCFET and Modified NCFET at a drain-source voltage of 0.5 V.



**Figure 7.** Temperature variation impacts (a)  $I_D$ - $V_{gs}$  characteristic in logarithm scale and linear scale (inset). (b) Effect of temperature variation on  $I_{ON}/I_{OFF}$ , DIBL and  $V_{th}$ , SS (inset). (c) Peak transconductance value (inset) and transconductance generation factor (TGF). (d) Output conductance ( $g_d$ ) and Early voltage ( $V_{EA}$ ) (inset) with gate voltage ( $V_{gs}$ ).

**Table 2.** Variation of SCEs with the impact of temperature.

Short channel effects	250 K	275 K	300 K	325 K	350 K	% Change (250 K to 350 K)
$V_{th}$ (V)	0.30	0.28	0.26	0.24	0.21	30.00(↓)
DIBL (mV/V)	0.065	0.071	0.078	0.086	0.097	49.23(↑)
$SS_{lin}$ (mV/dec)	64.18	71.80	83.34	88.34	98.35	53.24(↑)

function of temperature. All these SCEs are tabulated in table 2. For good device performance, the threshold voltage value should be as low as possible because it is the voltage value required for a device to turn on. This behaviour happens due to the use of the insulator layer in the middle of the substrate region, which acts as a barrier for the mobile electrons present in the substrate region to generate the channel region. As the temperature increases, these mobile electrons dominate more, resulting in a lower threshold voltage.

Moving to analog parameters, figure 7(c) (inset) presents the peak transconductance ( $g_m$ ) observed at  $V_{gs} = 0.45$  V for all the temperatures ranging from 250 K to 350 K. Transconductance can be formulated as

$$g_m = \frac{\partial I_D}{\partial V_{gs}} \quad (3.2)$$

$$TGF = \frac{g_m}{I_D} \quad (3.3)$$

$$V_{EA} = \frac{I_D}{g_d} \quad (3.4)$$


Transconductance tells about the input conductance for a device that describes the drain current change with the gate voltage shift as defined in equation (3.2) [30]. Graph 7(c) (inset) represents the temperature dependence on the peak transconductance. The peak value of transconductance is increasing as the temperature ranges from 250 K to 350 K. This variation shows the improvement of mobility in the electron results in a high value of transconductance with temperature. Further, the transconductance generation factor (TGF) variation and the temperature range are given in figure 7(c). TGF provides the amount of gain generated per unit of power loss and is given by equation (3.3). Figure 7(c) shows the high values of TGF at low voltages and lower temperatures, which indicates the application in ultra-low-power (ULP) circuits. All the high values of TGF obtained in the subthreshold region illustrate the sustainability of Modified NCFET in ULP applications. With the temperature rise, the rise in the drain current and the lower value of  $g_m$  give the lower value of TGF [20]. However, with a further increase in the  $V_{gs}$ , this difference in the TGF curves remains insignificant. In addition, figure 7(d) shows the behaviour of output conductance ( $g_d$ ) concerning the drain-source voltage ( $V_{ds}$ ) for different temperatures. It gives the current driving ability of the device. At low drain-source voltage,  $g_d$  decreases with an increase in the temperature range from 250 K to 350 K [20].

The inset of figure 7(d) portrays the effect of temperature on the early voltage ( $V_{EA}$ ). The  $V_{EA}$  increases at higher voltages as the temperature rises from 250 K to 350 K. The trend for this can be explained by the expression for the  $V_{EA}$  [21]. As  $g_d$  increases at lower values of voltage and decreases at higher voltage values with the temperature,  $V_{EA}$  will increase at higher voltage values with the rise of temperature according to equation (3.4). All the RF and analog parameters are summarised in table 3. Further, figure 8 shows the different contour plots across the length of the channel, like figure 8(a) shows the Auger and SRH recombination in the channel region across the length of the gate. Similarly, figures 8(b), (c), and (d) show the electric field, conduction band energy, and valence band energy across the channel length, respectively.

### 3.4. Temperature impact on the VTC curve of Modified NCFET-based inverter

To show the temperature impact on the VTC plot of a Modified NCFET-based inverter, we designed a setup with n-channel and p-channel Modified NCFET on the Visual TCAD simulator, which is electrically isolated with a 10 nm  $\text{SiO}_2$  spacer. NpolySi with a 4.5 eV and 4.9 eV work function was used for n-channel and p-channel Modified NCFET, respectively. The doping concentration of  $1 \times 10^{16} \text{ cm}^{-3}$  and  $1 \times 10^{19} \text{ cm}^{-3}$  is taken for substrate and source/drain of their respective type in n-channel and p-channel Modified NCFET. The schematic circuit diagram of the Modified NCFET-based inverter is shown in figure 9(a). Before any structure-based inverter characteristic, one should match the threshold voltage of an inverter's n-type and p-type components so that the characteristic curve of the inverter from  $V_{gs} = -1$  to 1 V becomes continuous without any breaking point of current. So, for different temperatures, the  $V_{th}$  matching curves are shown in figure 9(b).

The temperature impact on the voltage transfer characteristic (VTC) curve for a Modified NCFET-based inverter is shown in figure 9(c). The variation indicates that the transition region (TR) is getting high with the temperature rise, which delays the device's switching. It shifts from 0.16 V to 0.35 V as the temperature increases



**Figure 8.** (a) Auger and SRH recombination (b) Electric Field (c) conduction Band energy (d) Valence Band energy across the length of the channel region.

from 250 K to 350 K. In the VTC curve of the inverter, there are two critical points at which the slope of the curve becomes negative. These points correspond to logic 0, called the maximum input voltage ( $V_{IL}$ ), and logic 1, called the minimum input voltage ( $V_{IH}$ ) [31–33].

#### 3.4.1. Noise margin calculation


The Noise Margin (NM) determines the noise immunity of a device; this value should be high enough to measure the noise components in the device. For low signal levels ( $NM_L$ ) and high signal levels ( $NM_H$ ), NM is given as in equations (3.5) and (3.6).

$$NM_L = V_{IL} - V_{OL} \quad (3.5)$$

$$NM_H = V_{OH} - V_{IH} \quad (3.6)$$

Where  $V_{OH}$  and  $V_{OL}$  define the maximum output voltage and minimum output voltage when output levels are logic 1 and logic 0, respectively [22], all parameters are tabulated in table 4.

(c)



(d)





Figure 8. (Continued.)

Table 3. Summary of analog and RF performance parameters of Modified NCFET with different temperatures.

Parameter	250 K	275 K	300 K	325 K	350 K	% change (250 K to 350 K)
$I_{on}/I_{off}$	$2.04 \times 10^6$	$2.61 \times 10^6$	$1.0 \times 10^5$	$3.06 \times 10^4$	$1.10 \times 10^4$	99.46(↓)
$g_m$ (mS)	0.66	0.68	0.70	0.71	0.72	09.09(↑)
TGF ( $V^{-1}$ )	91.49	71.86	57.62	46.84	38.41	58.13(↓)
$g_d$ (mS)	1.01	1.09	1.51	1.21	1.26	24.75(↓)
$V_{EA}$ (V)	4.19	4.41	4.63	4.83	5.01	19.57(↑)

### 3.4.2. Propagation delay and transition time

In the case of FETs, there are many non-ideal effects, out of which parasitic capacitance is one. Because of these capacitances, the delay in voltage change is observed, which limits the speed of operation. This work section shows how these capacitances affect the output waveform. With the help of propagation delay and transition delay, we can test the speed performance of the device and how it changes with the temperature variation. We




apply a step voltage at the device's input for the propagation delay, and we get the output waveform with a transition delay. The two propagation delays shown in figure 10(a), marked as  $t_{pHL}$  and  $t_{pLH}$ , are known as propagation delay time for High-to-Low and Low-to-High, respectively. The inverter operates between two voltages: output high voltage ( $V_{OH}$ ) and output low voltage ( $V_{OL}$ ). The  $t_{pHL}$  is the time required for the output to fall from  $V_{OH}$  to  $(V_{OH} + V_{OL})/2$ . Similarly,  $t_{pLH}$  is the time required for the output waveform to rise from  $V_{OL}$  to  $V_{OH} + V_{OL}/2$ . All these parameters are shown in figure 10(a). So, the propagation delay is the average of these two given by equation (3.7)

$$t_p = \frac{t_{pHL} + t_{pLH}}{2} \quad (3.7)$$

$$t_{rf} = \frac{t_r + t_f}{2} \quad (3.8)$$

In figure 10(b), the propagation characteristic of the Modified NCFET-based inverter at 300 K is shown. From figure 10(c), we can see the impact of temperature on the propagation delay factors  $t_{pHL}$  and  $t_{pLH}$ , and it can be concluded that with the temperature rise,  $t_{pHL}$  decreases, which indicates the fast switching of the device. And the  $t_{pLH}$  increases with the temperature rise.

Next, the transition time factors are rise time ( $t_r$ ) and fall time ( $t_f$ ). Rise time is the time interval when the output signal rises from 10% to 90% of the  $(V_{OH} - V_{OL})$  value, and fall time is the time step in which the output signal falls from 90% to 10% of the  $(V_{OH} - V_{OL})$  value shown in figure 10(a). Hence, the transition time is the average of these quantities called Edge rate ( $t_{rf}$ ) and is given by equation (3.8). Figure 10(d) shows that the



**Figure 10.** (a) Propagation delay and transition time schematic of NCFET-based inverter. (b) Propagation characteristic of Modified NCFET-based inverter at 300 K. (c) Variation of propagation delay with the temperature. (d) Variation of transition time with the rise of temperature.

**Table 4.** Comparison of noise margin and propagation delay for different temperatures of Modified NCFET-based inverters.

Parameter	250 K	300 K	350 K	% change (250 K to 350 K)
$V_{IL}$ (V)	0.39	0.35	0.30	23.07(↓)
$V_{IH}$ (V)	0.55	0.60	0.65	18.18(↑)
$V_{OL}$ (V)	0.013	0.003	0.007	46.17(↓)
$V_{OH}$ (V)	0.81	0.82	0.83	02.47(↑)
$NM_L$ (V)	0.377	0.347	0.293	22.28(↓)
$NM_H$ (mV)	0.260	0.220	0.183	29.61(↓)
TR (V)	0.16	0.25	0.35	118.35(↑)
$t_{pHL}$ (ns)	0.78	0.52	0.21	73.07(↓)
$t_{pLH}$ (ns)	0.053	0.055	0.057	07.55(↑)
$t_p$ (ns)	0.416	0.287	0.133	68.02(↓)
$t_r$ (ns)	0.0072	0.0089	0.0110	52.77(↑)
$t_f$ (ns)	0.057	0.064	0.100	75.43(↑)
$t_{rr}$ (ns)	0.0321	0.0364	0.0555	72.89(↑)

transition time increases with the rise in the temperature, which shows the slow switching speed. So, it is better for the Modified NCFET device to operate at low temperatures for fast-speed performance. All these parameters are tabulated in table 4. Comparison of Modified NCFET device with the other published work is tabulated in table 5.

**Table 5.** Comparison of Modified NCFET parameters at 250 K with other published work.

References	Year	Device platform	$I_{on}/I_{off} (\times 10^5)$	TGF ( $V^{-1}$ )	$A_v$ (dB)	$V_{EA}$ (V)	$f_T$ (THz)
[34]	2019	Junctionless Double Gate Vertical MOSFET	NA	26.7	NA	0.59	0.083
[35]	2020	Nano-sheet Transistor	1.90	NA	6.03	2.67	0.585
[36]	2021	SOI Junctionless Nanowire FET	0.82	41.81	NA	NA	0.254
[37]	2022	Tunnel Field Effect Transistor	NA	4.39	0.93	NA	0.940
This work	—	Modified NCFET(at 250 K)	20.4	91.49	0.65	4.19	NA

## 4. Conclusions

It is concluded from the study of DFT calculation that Si-doped  $HfO_2$  gives a less direct bandgap, dense projected DOS, high transmission peaks, and lower Hartree potential when compared to the undoped  $HfO_2$  atom. Hence, Si-doped  $HfO_2$  is used as the ferroelectric material in the gate stack of device architecture, which gives us a better industrial application when using natural ferroelectric materials. Further, it is observed that Modified NCFET shows improved factors. IOFF and SS are reduced by 81.17% and 10.28%, respectively, compared to conventional NCFET device architecture. The switching ratio is increased by one decimal point compared to the conventional one. The above study considers the impact of temperature variation on the analog, RF, wireless performance, and digital application parameters of the Modified NCFET structure. Simulation results show the variation in different parameters when the temperature rises from 250 K to 350 K with the step size of 25 K. Starting with the basic  $I_{ON}$ , which increases by 12.39%, and  $V_{th}$  is reduced by 30%.

Further, the impact of temperature variations on SCEs is shown as the DIBL is reduced by 32.98% and SS is reduced by 34.74% as the temperature decreases from 350 K to 250 K. Furthermore, as the temperature rises from 250 K to 350 K, the analog parameters shows the following trends:  $g_m$  and  $g_d$  is enhanced by 9.09% and 2.75%, respectively and TGF is reduced by 58.02%. Also,  $V_{EA}$  is enhanced with 19.57%. In continuation, we examine the effect of temperature on the VTC plot of a Modified NCFET-based inverter. We have taken out three temperature values to extract the variation, which are 250 K, 300 K, and 350 K. If we see the trend with the decreasing temperature, it has been observed that the transition region (TR) decreases as the temperature drops. It becomes 54 times less when the temperature changes from 350 K to 250 K. The noise margin factors are also increased when the temperature falls. The  $NM_L$  and  $NM_H$  show improvement with 33.43% and 42.26% increments, respectively. The above results show that the Modified NCFET gives better digital application parameters at lower temperatures. Propagation delay is decreased by 67.94% when the temperature rises from 250 to 350 K, providing better and faster switching performance.

## Acknowledgments

The authors are grateful to the Microelectronics Research Laboratory and Vinod Dham Centre of Excellence for Semiconductors and Microelectronics, Delhi Technological University, for supporting the work.

## Data availability statement

The data cannot be made publicly available upon publication because the cost of preparing, depositing and hosting the data would be prohibitive within the terms of this research project. The data that support the findings of this study are available upon reasonable request from the authors.

## Declarations

## Compliance with ethical standards

The authors have seen all the Ethical Standards and will supposed to follow them in the future.

## Consent to participate & for publication

Since the concerned research paper is based on the ‘non-life science journal.’ So, ‘Not Applicable’ here. However, the authors have gone through all journal policies and consented to the authorities for further processing.

## Availability of data & material

The authors mentioned above have all the relevant data associated with this research work and will be dedicated to sharing that they will be asked to do so in the future.

## Conflict of interests

The authors have no relevant financial or non-financial interests to disclose.

## Funding statement

The authors declare that no funds, grants, or other support were received during the preparation of this manuscript.

## Authors' contribution

Rashi Mann Conceptualization, methodology, software, analysis, data curation, writing-original draft preparation.

## Rishu Chaujar

Writing - review and editing at different stages, supervision.

## ORCID iDs

Rishu Chaujar  <https://orcid.org/0000-0002-0161-8449>

## References

- [1] Moore G E 1998 Cramming more components onto integrated circuits *Proc. IEEE* **86** 82–5
- [2] Kumar V P and Panda D K 2023 Performance analysis of hetero-dielectric-based MoS<sub>2</sub> FET with respect to different channel lengths and high K-values for dielectric-modulated biosensor application, *Braz. J. Phys.* **53** 68
- [3] Kumar A, Gupta N and Chaujar R 2016 TCAD RF performance investigation of transparent gate recessed channel MOSFET *Microelectron. J.* **49** 36–42
- [4] Sreenivasulu V B and Narendar V 2022 Design and temperature assessment of junctionless nanosheet FET for nanoscale applications *Silicon* **14** 3823–34
- [5] Wang Y, Tang Y, Sun L L and Cao F 2023 High performance of junctionless MOSFET with asymmetric gate *Microelectron. J.* **133** 8–14 105689
- [6] Awadhiya B, Kondekar P N, Yadav S and Upadhyay P 2020 Insight into threshold voltage and drain induced barrier lowering in a negative capacitance field effect transistor *Trans. Electr. Electron. Mater.* **22** 267–73
- [7] Salahuddin S and Datta S 2008 Use of negative capacitance to provide voltage amplification for low power nanoscale devices *Nano Lett.* **8** 405–10
- [8] Nam K, Choi G, Yoo M, Kang S, Jin B, Son H, Kim K and Ko H 2023 A low-noise and mismatch-tolerant current-mirror-based potentiostat circuit for glucose monitoring *Microelectron. J.* **132** 105694
- [9] Lo S H, Buchanan D A, Taur Y and Wang W 1997 Quantum mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's *IEEE Electron Device Lett.* **18** 209–11
- [10] Basak A, Deyasi A and Sarkar A 2023 2D analytical modelling of asymmetric junctionless dual material double gate MOSFET for biosensing applications considering steric hindrance issue *Phys. Scr.* **98** 054003
- [11] Pathak Y, Malhotra B D and Chaujar R 2022 Analog/RF Performance and Effect of Temperature on Ferroelectric Layer Improved FET device with Spacer *Silicon* **14** 12269–80
- [12] Mann R and Chaujar R 2022 TCAD investigation of ferroelectric based substrate MOSFET for digital application *Silicon* **14** 5075–84
- [13] Bhol K, Nanda U, Jena B, Tayal S and Biswal S M 2022 Development of an analytical model of work function modulated GAA MOSFET for electrostatic performance analysis *Phys. Scr.* **97** 024007
- [14] Mann R, Pathak Y and Chaujar R 2022 Temperature analysis on short channel effects of modified ncfet: A simulation study *IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT) (Bangalore, India, 08-10 July 2022)* (Bangalore: IEEE) pp 1–5 2022
- [15] Liang H, Xu J, Zhou D, Wang X, Liu X, Chu S and Liu X 2017 Structure and electrical properties of pure and yttrium-doped hfo<sub>2</sub> films by chemical solution deposition through layer by layer crystallization process *Mater. Des.* **120** 376–81
- [16] Dogan M, Gong N, Ma T P and Ismail-Beigi S 2019 Causes of ferroelectricity in hfo<sub>2</sub>-based thin films: an *ab initio* perspective *Phys. Chem. Chem. Phys.* **21** 12150–62
- [17] Hoffman J, Pan X, Reiner J W, Walker F J, Han J, Ahn C H and Ma T 2010 Ferroelectric field effect transistors for memory applications *Adv. Mater.* **22** 2957–61

- [18] Kim D, Lee K, Kim C, Kim S, Kim H, Kwon D and Park B 2023 Negative capacitance field-effect transistor with hetero-dielectric structure for suppression of reverse drain induced barrier lowering *Microelectron. J.* **203** 108581
- [19] Gupta N and Chaujar R 2016 Optimization of high-k and gate metal work function for improved analog and intermodulation performance of gate stack (GS)-GEWE-SiNW MOSFET *Superlattice Microst* **97** 630–41
- [20] Kaushal S and Rana A K 2021 Analytical modeling and simulation of negative capacitance junctionless FinFET considering fringing field effects, *Superlattices Microstruct.* **155** 106929
- [21] Malik P, Gupta R S, Chaujar R and Gupta M 2012 AC analysis of nanoscale GME-TRC MOSFET for microwave and RF applications *Microelectron. Reliab.* **52** 151–8
- [22] Bheemana R C, Japa A, Yellampalli S S and Vaddi R 2023 Negative capacitance FET based energy efficient and DPA attack resilient ultra-light weight block cipher design *Microelectron. J.* **133** 105711
- [23] Lei Y, Fang J, Liang Y, Zhang Y, Yan L, Tang L, Yang X and Zhang B 2023 Single-event burnout hardening evaluation with current and electric field redistribution of high voltage LDMOS transistors based on TCAD Simulations *Microelectron. J.* **132** 105692
- [24] Vanlalawmpuia K and Bhowmick B 2021 Investigation of interface trap charges and temperature variation in heterostacked-TFET *Indian J. Phys.* **95** 1697–708
- [25] Pahwa G, Agarwal A and Chauhan Y S 2018 Numerical investigation of short channel effects in negative capacitance MFIS and MFMIS Transistors: subthreshold behavior *IEEE Trans. Electron Devices* **65** 5130–6
- [26] Kumar A, Tripathi M M and Chaujar R 2018 Comprehensive analysis of sub-20 nm black phosphorus based junctionless-recessed channel MOSFET for analog/RF applications *Superlattices Microstruct.* **116** 171–80
- [27] Singh N and Pandey R 2020 Design of 28 nm GAAFET and its digital applications *International Journal of Advanced Science and Technology* **29** 14074–88
- [28] Karda K, Jain A, Mouli C and Alam M A 2015 An anti-ferroelectric gated landau transistor to achieve sub-60 mv/dec switching at low voltage and high speed *Appl. Phys. Lett.* **106** 163501
- [29] Lee M *et al* 2015 Prospects for ferroelectric hfzrox fets with experimentally  $\text{c}_{\text{et}} = 0.98 \text{ nm}$ ,  $\text{ss}_{\text{for}} = 42 \text{ mv/dec}$ ,  $\text{ss}_{\text{rev}} = 28 \text{ mv/dec}$ ,  $\text{switch-off}! 0.2 \text{ v}$ , and hysteresis-free strategies 2015 *IEEE Int. Electron Devices Meeting (IEDM)* 22, 5
- [30] Moselund K, Bouvet D, Pott V, Meinen C, Kayal M and Ionescu A 2008 Punch-through impact ionization mosfet (pimos): From device principle to applications *Solid-state electronics* **52** 1336–44
- [31] Lee M *et al* 2016 Physical thickness 1. x nm ferroelectric hfzrox negative capacitance fets 2016 *IEEE Int. Electron Devices Meeting (IEDM)* 12.1.1–4
- [32] Lin C I, Khan A I, Salahuddin S and Hu C 2016 Effects of the variation of ferroelectric properties on negative capacitance fet characteristics *IEEE Trans. Electron Devices* **63** 2197–9
- [33] Bidenko P, Lee S, Han J H, Song J D and Kim S H 2018 Simulation study on the design of sub-kt/q non-hysteretic negative capacitance fet using capacitance matching *IEEE J. Electron Devices Soc.* **6** 910–21
- [34] Kaharudin K E, Salehuddin F, Zain A S M and Roslan A F 2019 Effect of channel length variation on analog and RF performance of junctionless double gate vertical MOSFET *J. Eng. Sci. Technol.* **14** 2410–30
- [35] Pundir Y P, Saha R and Pal P K 2020 Effect of gate length on the performance of 5nm node N-channel nano-sheet transistors for analog circuits *Semicond. Sci. Technol.* **36** 015010
- [36] Sreenivasulu V B and Narendar V 2022 Junctionless gate-all-around nanowire FET with asymmetric spacer for continued scaling *Silicon* **14** 7461–71
- [37] Jeyanthi J E, Samuel T S A and Arivazhagan L 2022 Optimization of design space parameters in tunnel fet for analog/mixed-signal application *Silicon* **14** 8233–41



# Self-Consistent LCAO Based DFT Analysis of High-k Spacers and its Assessment on Gate-Stacked NCFET for Improved Device-Circuit Performance

Rashi Mann<sup>1</sup> · Rishu Chaujar<sup>1</sup>

Received: 14 March 2024 / Accepted: 17 June 2024 / Published online: 29 June 2024  
© The Author(s), under exclusive licence to Springer Nature B.V. 2024

## Abstract

This work investigates a Gate-Stacked negative capacitance field-effect transistor with a high dielectric material layer in the substrate region (GS-NCFET). Also, the effect of different types of spacers is taken into account. Spacers are differentiated based on their dielectric constant, i.e., GS-NCFET with no spacer is denoted as S0, with air spacer is denoted as S1, with SiO<sub>2</sub> specified as S2, and with HfO<sub>2</sub> noted as S3 device architecture. Self-consistent LCAO-based DFT analysis is done for the spacer materials in terms of band structure, PDOS, and Hartree potential. Further, the switching ratio ( $I_{on}/I_{off}$ ) is discussed for S0, S1, S2, and S3. Further, the short channel effects (SCEs) like subthreshold swing (SS) and drain-induced barrier lowering (DIBL) are extracted at drain-source voltage ( $V_{ds}$ ) of 0.5 V. In addition, the voltage transfer characteristic (VTC) curve of GS-NCFET with a spacer-based inverter is considered for digital application purposes, and the transition region is drawn out for all the device architecture-based inverters. Essential parameters like propagation time delay and rise/fall time are evaluated to study the application purposes. In GS-NCFET, a dielectric layer as a buried oxide (BOX) is inserted in the substrate region to reduce the leakage current.

**Keywords** Negative capacitance · Gate-stacking · Propagation delay · Linearity · Short channel effects · VTC curves


## 1 Introduction

For almost two decades, the IT industry has been ruled by silicon-based MOSFETs because of their excellent performance, which is why they are commonly used in micro-processor chips, etc. Silicon-based MOSFETs showed their impact on research work and gave new objectives to enhance the overall device performance and minimize the size of these transistors to accommodate small chips. The challenge was fabricating these transistors with scale-down size without compromising their performance. So, researchers started working on new innovative architectures like recessed channels, dual gate technology, TFETs, etc.

One more phenomenon that has been proposed in recent years and draws the attention of researchers is the negative capacitance phenomenon. The researcher has found that the ferroelectric materials exhibit the negative capacitance phenomenon in a specific region of energy-charge curvature [1–5]. If these ferroelectric materials are used in the gate stack of the conventional MOSFET structure, the negative capacitance gives the total voltage amplification to the device as follows in the block diagram shown in Fig. 1. As this is known when applying the gate-source voltage ( $V_{gs}$ ) to turn on the device, there are two charges, i.e. polarization charges ( $P$ ) and screening charges ( $\sigma$ ) which arrange themselves according to applied  $V_{gs}$ . The switching time of polarization charges ( $t_p$ ) is greater than the time ( $t_\sigma$ ) in which screening charges arrange themselves according to the  $V_{gs}$ . That is why the voltage drop across the ferroelectric material (FE) will be negative. Hence, according to the voltage drop equation of MOSFET, the total voltage across the device is amplified, as shown in Fig. 1. Due to the voltage amplification, the NCFET structure performs better than the conventional MOSFET.

✉ Rishu Chaujar  
chaujar.rishu@dtu.ac.in  
Rashi Mann  
rashimann08@gmail.com

<sup>1</sup> Microelectronics Research Lab, Department of Applied Physics, Delhi Technological University, Delhi 110042, India



**Fig. 1** Flowchart showing the voltage amplification in NCFET

In this work, we analyze the influence of several spacers on the GS-NCFET device, which features a high- $k$  dielectric ( $\text{HfO}_2$ ) gate stacking and BOX-inserted substrate. Our objective is to assess the impact of these spacers on the device's short channel effects, analog/RF parameters, and inverter-based parameters. Spacers are implemented in GS-NCFET to mitigate the gate leakage current by isolating the source and drain regions. Spacers function as insulators or dielectrics. A computation using the linear combination of atomic orbital (LCAO)-based density functional theory (DFT) is conducted for spacer materials. The study focuses on analyzing the band structure, projected density of states (DOS), and Hartree potentials of AIR spacers,  $\text{SiO}_2$  spacers, and  $\text{HfO}_2$  spacers. The effect of spacers on the GS-NCFET explores the new approaches for digital applications with improvements in circuit parameters.

## 2 LCAO-Based DFT Calculation for Spacers

Density Functional Theory (DFT) is a computational quantum-mechanical modelling method used to study the electronic structure of many-body systems like atoms, molecules, non-equilibrium Green's functions linked to electrical devices, and the condensed phases. The properties of many-electron systems can be determined by using a functional that is a function of another function. In DFT, electron density functional are used to investigate the structural properties. DFT calculations predict material behaviour based on quantum mechanical considerations without requiring its fundamental material properties [6–8]. Atomic modelling using the DFT supports verifying the characteristics of materials. DFT analysis using the LCAO (Linear Combination of Atomic Orbital) is done to overcome the problem of being unable to solve the Schrodinger equation for a system with more than one electron [9]. In this, the overall wave function

is the superposition of individual orbitals. The spacers used in the GS-NCFET have their structural properties, so the device's application must differ. In this section of the work, the author discussed the structural properties of different materials used as spacers. One assumption is taken for this work that due to the unavailability of air molecule structure in the quantum ATK database, we investigate the structural properties of helium ( $k = 1.000074$  at  $0^\circ\text{C}$  and  $1\text{ atm}$ ), which has nearly the same dielectric constant of air ( $k = 1$ ). Figure 2a, b show the crystal structure with the respective band structure of He,  $\text{SiO}_2$ , and  $\text{HfO}_2$  in the HCP, SC, and SC lattice, respectively. The lattice parameters are taken for helium are  $a = 5.1156\text{ \AA}$ ,  $b = 5.1156\text{ \AA}$ ,  $c = 1.633 \times a\text{ \AA}$ ,  $\alpha = 90^\circ$ ,  $\beta = 90^\circ$ ,  $\gamma = 120^\circ$ , for  $\text{SiO}_2$  are  $a = 1.25688\text{ \AA}$ ,  $b = 1.25688\text{ \AA}$ ,  $c = 1.25688\text{ \AA}$ ,  $\alpha = 90^\circ$ ,  $\beta = 90^\circ$ ,  $\gamma = 90^\circ$ , and for  $\text{HfO}_2$  are  $a = 1.25688\text{ \AA}$ ,  $b = 1.25688\text{ \AA}$ ,  $c = 1.25688\text{ \AA}$ ,  $\alpha = 90^\circ$ ,  $\beta = 90^\circ$ ,  $\gamma = 90^\circ$ .

The band structure shows the electronic transitions with direct and indirect bandgap between the conduction band and valence band, which defines the actual transition probability in the material. As there is no region without the bands above the fermi energy in the case of helium band structure and the valence band top and conduction band bottom are located at the same Brillouin zone, this would behave like a conductor. In the case of  $\text{SiO}_2$  and  $\text{HfO}_2$ , there is a region with no bands above the fermi energy level called bandgap that shows these materials' insulating properties [10]. The direct and indirect bandgap of He,  $\text{SiO}_2$ , and  $\text{HfO}_2$  is  $0\text{ eV}$ ,  $0\text{ eV}$ ,  $10.42\text{ eV}$ ,  $10.14\text{ eV}$ , and  $2.80\text{ eV}$ ,  $2.68\text{ eV}$ , respectively. Also, the valence band and conduction band edge of He is at  $0\text{ eV}$ ,  $\text{SiO}_2$  at  $-5.07\text{ eV}$  and  $5.06\text{ eV}$ , and  $\text{HfO}_2$  at  $-1.32\text{ eV}$  and  $1.35\text{ eV}$ .

Further, Fig. 2c defines the projected density of states (PDOS) concerning the energy for Helium,  $\text{SiO}_2$ , and  $\text{HfO}_2$ . It gives the projection of a particular orbital of a specific atom on the density of states. So, if sum over all the projections, one will have the total density of the state, or simply, the DOS. The PDOS for helium is the highest, and for  $\text{HfO}_2$ , it is lesser, which shows a better spacer quality by enhancing the fringing of the electric field around the gate stack of the device compared to the  $\text{SiO}_2$ -spacers. Furthermore, the Hartree potential is expressed in Fig. 2d for all types of spacer materials. The Hartree potential is defined as the electrostatic potential from the electron charge density and must be calculated from the Poisson Eq. (1):

$$\nabla^2 V_H[n](r) = -4\pi n(r) \quad (1)$$

The Poisson equation is a second-order differential equation, and a boundary condition is required to fix the solution. Molecular systems have the boundary condition that the potential goes asymptotically to zero. In bulk systems, the boundary condition is that the potential is periodic. The

lower the Hartree potential, the more stable the atomic structure. Atoms take less time to move at lower potential from one orbit to another. HfO<sub>2</sub> has the lowest Hartree potential among all discussed materials. All discussed DFT parameters are tabulated in Table 1.

### 3 Device Architecture and Simulation Methodology

In this section of work, first, Fig. 3i shows the calibrated results of the Visual TCAD simulator with published results of COMSOL Multiphysics by Girish Pahwa et al. [11]. Then, we compare the device architecture of conventional NCFET and GS-NCFET shown in Fig. 3ii. In the newly discussed architecture of NCFET, we used a high-k dielectric material (HfO<sub>2</sub>) ( $k=25$ ) layer in the substrate region as Buried Oxide (BOX) as well as in the gate stack [12]. The device dimensions of both devices are the same as the channel length ( $L_g$ ) of 25 nm, and extensions of source/drain on both sides of the channel region are taken at 10 nm. The gate stack's oxide thickness is fixed at 1 nm (0.5 nm SiO<sub>2</sub> + 0.5 nm HfO<sub>2</sub>). The substrate region is doped with a uniform p-type of  $1 \times 10^{16} \text{ cm}^{-3}$  concentration. The source/drain region is heavily n-type Gaussian doped with  $1 \times 10^{20} \text{ cm}^{-3}$  concentration. The thickness of high-k dielectric in the substrate region is kept at 5 nm.

Further, Fig. 4 shows the channel region of GS-NCFET with the attachments of different types of spacers. S0 denotes the GS-NCFET without the spacers, S1 denotes the GS-NCFET with 5 nm length air ( $k=1$ ) spacers around the gate stacking, S2 specifies the GS-NCFET with 5 nm length SiO<sub>2</sub> ( $k=3.9$ ) spacers around the gate terminal and S3 shows the GS-NCFET with 5 nm length HfO<sub>2</sub> ( $k=25$ ) spacers around the gate terminal [13]. In addition, device methodology includes the FE layer set down on the gate dielectric of the baseline MOSFET. The polarization direction of the FE material is parallel to the gate stack. Visual Technology-Computer-Aided-Design (VTCAD) is capable of solving the Landau-Khalatnikov (L-K) equations of electric field used for the FE layer as a function of polarization ( $P$ ) given as Eq. (2):

$$E_{FE} = 2\alpha P + 4\beta P^3 + 6\gamma P^5 - 2g\Delta P + \rho \left\langle \frac{dP}{dt} \right\rangle \quad (2)$$

with Poisson's Equation and other physical models like impurity scattering, mobility degradation due to surface roughness scattering, and phonon scattering, which are specific to scaled devices. As the quantum mechanical confinement can be modelled and stabilized by changing the gate work function and oxide thickness, it is not assumed for the simulation work. The viscosity coefficient ( $\rho$ ) and the

domain interaction coefficient ( $g$ ) in the L-K equation are  $0.18 \text{ } \Omega\text{cm}$  and  $10^{-10} \text{ m}^3/\text{F}$ , respectively.

By using the doping technique in HfO<sub>2</sub>-based FE, the coercive field ( $E_C$ ) and remnant polarization ( $P_r$ ) of 1 MV/cm and  $6 \text{ } \mu\text{C}/\text{cm}^2$  are achieved, corresponding to L-K constants  $\alpha = -2.165 \times 10^{11} \text{ cm}/\text{F}$ ,  $\beta = 3.007 \times 10^{21} \text{ cm}^5/(\text{FC}^2)$ ,  $\gamma = 0.000 \text{ cm}^9/\text{FC}^4$ . The basic DDML1 equations followed by the simulators are given in Eqs. (3a), (3b), and (3c).

$$\frac{\partial n}{\partial t} = \nabla \cdot (\mu_n n E_n + \mu_n \frac{k_b T}{q} \nabla n) - (U - G) \quad (3a)$$

$$\frac{\partial p}{\partial t} = -\nabla \cdot \left( \mu_p p E_p - \mu_p \frac{k_b T}{q} \nabla p \right) - (U - G) \quad (3b)$$

$$\nabla \cdot \epsilon \nabla \Psi = -q(p - n + N_D^+ - N_A^-) \quad (3c)$$

where  $\Psi$  is the electrostatic potential of vacuum level, the concentration of electron and hole is noted by  $n$  and  $p$ , respectively,  $N_D^+$  and  $N_A^-$  defines the ionized impurity concentrations, and  $q$  is the electron charge magnitude.  $E_n$  and  $E_p$  are the effective driving electrical field for electrons and holes.  $\mu_n$  and  $\mu_p$  are mobilities of electrons and holes, respectively.  $U$  is the recombination rate, and  $G$  is the generation rate of both electrons and holes. All other symbols have their specific standard meanings. All other S0, S1, S2, and S3 regions are identical. Simulation work for all the device architectures is carried out on the VISUAL TCAD simulator. All comparison parameters are done on the  $V_{ds}=0.5 \text{ V}$ .


## 4 Results and Discussions

### 4.1 Comparison of Conventional NCFET and GS-NCFET

In this work section, we discuss the improvement factor of GS-NCFET over the conventional NCFET, followed by the effect of different spacers on the GS-NCFET. Figure 5 shows the transfer characteristics of conventional NCFET and GS-NCFET at constant drain-source voltage,  $V_{ds}=0.5 \text{ V}$ , which shows GS-NCFET has higher on-current and lower leakage current, explaining the improved behaviour of GS-NCFET.

### 4.2 Effect of Spacers on Switching Profile and SCEs of GS-NCFET

Figure 6a shows the comparison of on-current for S0, S1, S2, and S3. S0 has the lowest on-current and increases as the dielectric constant of the spacers increases, i.e. S1, S2, and S3. Also, the leakage current starts decreasing in the same trend shown in Fig. 6b. The reason for the trend is



**Fig. 2** **a** Atomic structure **b** Band structure **c** PDOS **d** The Hartree potential corresponding to He (assumed Air molecule), SiO<sub>2</sub>, and HfO<sub>2</sub>

that the spacers insulate the source and drain region from the gate terminal, which diminishes the gate leakage current and significantly increases the switching ratio of a particular device [13–17]. Another explanation for this trend is the enhancement in the fringing of the electric field due to the application of high- $k$  dielectric constant spacers, i.e. SiO<sub>2</sub> and HfO<sub>2</sub>. Thus, it reduces the effective gate voltage that lowers the transverse electric field responsible for carrier tunneling through the gate oxide.

This insulation increases as the dielectric constant of the spacer increases. Here, the Air spacer has the lowest dielectric constant value, 1, and HfO<sub>2</sub> has the highest dielectric constant value ( $k=25$ ). So, the S3 has the highest switching ratio, as verified by Fig. 6c. Furthermore, when the  $L_g$  is in the same order of magnitude as the width of the depletion layer, then the MOSFET device is considered to have SCEs. However, at the cost of these SCEs, operation speed and number of components per chip increase. Because of SCEs, two physical phenomena are attributed. One is the limitation imposed on electron drift characteristics in the channel, and the other is modifying the threshold voltage. Two specific SCEs are SS and DIBL [18, 19]. Figure 7a shows the  $V_{th}$  and DIBL variation with the different types of spacers. The variation shows the decreasing value of  $V_{th}$  and DIBL as the dielectric constant of spacers increases, i.e. S0, S1, S2, and S3.

The device S0 has the maximum value of  $V_{th}$  and DIBL and starts decreasing for S1, S2, and S3. DIBL is calculated as formulated in Eq. (4a). Reduced DIBL further minimizes the threshold voltage roll-off problem. The drain coupling to the channel through gate dielectric and spacer reduces as the spacer- $k$  value increases. As discussed in the previous section, the high- $k$  spacers enhance the fringing electric field, directly giving better control over the junction depletion region near the drain side, thus reducing the DIBL effect. In addition, the SS variation in linear and saturation for S0, S1, S2, and S3 is shown in Fig. 7b.

The SS value in both regions shows a decreasing trend as we move from S0 to S3. SS in the linear region is extracted at  $V_{gs}=0.1$  V, SS in the saturation region is extracted at  $V_{gs}=1$  V, and  $V_{ds}$  are kept constant at 0.5 V. Subthreshold swing defines the required gate-source voltage to change the drain current by one decade.

It is clear that the threshold voltage for GS-NCFET with HfO<sub>2</sub> spacer, i.e. S3, has the lowest value. So, the SS value for the S3 is also the lowest and approaches the standard Boltzmann tranny limit, which is 60 mV/dec. S0 has the maximum SS value, and S1 and S2 show the decrement values and can be extracted as given in Eq. (4b).

$$DIBL = \frac{\partial V_{th}}{\partial V_{ds}} \quad (4a)$$

$$SS = \frac{\partial V_{gs}}{\partial \log I_D} \quad (4b)$$

This variation in SS shows better gate control to channel due to the assistance of high- $k$  dielectric spacers. The higher driving current and lower leakage current achieved using the high- $k$  dielectric spacer effectively enhance the device's performance and reduce power dissipation. As we know the multigate structures exhibit a good immunity against the short channel and degradation effects in comparison to single-gate FETs. In this case, the immunity to short-channel effects in single-gate FETs is achieved through a combination of material advancements, device structure optimization, and innovative designs, allowing for continued scaling of transistor dimensions and improved performance in integrated circuits. The device structure can be optimized to minimize the influence of the drain on the channel. For example, by introducing lightly doped drain (LDD) regions or using halo doping techniques, the electric field at the drain/channel interface can be reduced, mitigating DIBL [20].

### 4.3 RF/Analog Parameters of Spacers-Based GS-NCFET

Analog parameters like transconductance ( $g_m$ ) and transconductance generation factor (TGF) are discussed for S0, S1, S2, and S3. Figure 8a shows the  $g_m$  variation concerning the gate-source voltage at constant  $V_{ds}=0.5$  V. The curve shows that the peak values of  $g_m$  are highest for S3 and lowest for S0. Transconductance is defined by the formula given in Eq. (5a).

It depends on the change in drain current with the change in gate-source voltage. Also, Eq. (5b) formulates the TGF of a device. With this help, we can explain the values of TGF shown in Fig. 8b. The standard value of TGF is  $40 \text{ V}^{-1}$ , and as we move from S0 to S3, the TGF value increases and approaches the standard value ( $40 \text{ V}^{-1}$ ).

$$g_m = \frac{\partial I_D}{\partial V_{gs}} \quad (5a)$$

$$TGF = \frac{g_m}{I_D} \quad (5b)$$

$$g_d = \frac{\partial I_d}{\partial V_{ds}} \quad (5c)$$

**Table 1** Brief DFT parameters values of helium, silicon oxide, and hafnium oxide

DFT Parameter		Helium (He)	Silicon Dioxide (SiO <sub>2</sub> )	Hafnium Oxide (HfO <sub>2</sub> )
E <sub>g</sub> (eV)	Direct E <sub>g</sub>	0	10.42	2.80
	Indirect E <sub>g</sub>	0	10.14	2.68
Peak PDOS (eV <sup>-1</sup> )		2.5	8.2	10
V <sub>H</sub> (V)		0.14	4	4.1

$$V_{EA} = \frac{I_D}{g_d} \quad (5d)$$



$$f_T = \frac{g_m}{2\pi C_{gg}} \quad (5e)$$

Further, Output conductance ( $g_d$ ) measures the variation of  $I_d$  concerning the variation of  $V_{ds}$  with constant  $V_{gs}$  explicit Fig. 8c. It is an essential parameter for device performance as it decides the drive current for a device formulated as Eq. (5c). For better device performance, it should be low as it is the reciprocal of output resistance, which should be high for less power loss [21–25]. In this work, authors observed minimum output conductance for S3 having a high-k dielectric constant spacer and followed the increasing trend with S2, S1, and S0. Another FOM for analog application is early voltage, shown in Fig. 8d. According to the plot, the GS-NCFET with HfO<sub>2</sub> spacers, i.e., S3 has the highest  $V_{EA}$  value of 5 V for 0.95 V of  $V_{gs}$ , and S0 has the minimum value of early voltage of around 3 V at 0.95 V of  $V_{gs}$ . Early voltage is a parameter to characterize the output resistance and is the inverse of the channel length modulation parameter. It can be extracted as formulated in Eq. (5d).



Moreover, Fig. 8e and Eq. (5e) explain the cut-off frequency variation for the different types of spacers.  $f_T$  defines the frequency value when the current gain is unity, and it is the most important parameter for evaluating the RF application of a device. GS-NCFET with HfO<sub>2</sub> spacers (S3) has the highest  $f_T$  value among S0, S1, and S2, which shows that RF application is better for this device.

#### 4.4 Effect of Spacers on Linearity Parameters of GS-NCFET

Figure 9a gives the combined plots of peak values of GBP and GFP concerning the different types of spacers. The gain bandwidth product (GBP) and gain frequency product (GFP) are extracted for device architecture at  $V_{gs}=0.5$  V and  $V_{ds}=0.5$  V and formulated as Eq. (6a) and (6b).

**Fig. 3** i Calibration of VTCAD simulation with COMSOL Multiphysics and ii Device architecture of (a) conventional NCFET and (b) GS-NCFET

**Fig. 4** GS-NCFET with no spacer (S0) Air spacer (S1) SiO<sub>2</sub> spacer (S2) HfO<sub>2</sub> spacer (S3)



**Fig. 5** Transfer characteristics of conventional NCFET and GS-NCFET

$$GBP = \frac{g_m}{20\pi C_{ds}} \quad (6a)$$


$$GFP = \frac{g_m f_T}{g_d} \quad (6b)$$

$$TFP = \frac{g_m f_T}{I_d} \quad (6c)$$


$$GTFP = \frac{g_m}{g_d} \times \frac{g_m f_T}{I_d} = \frac{g_m}{g_d} \times TFP \quad (6d)$$

$$g_{m2} = \frac{\partial^2 I_d}{\partial V_{gs}^2} \quad (6e)$$

$$g_{m3} = \frac{\partial^3 I_d}{\partial V_{gs}^3} \quad (6f)$$



**Fig. 6** a  $I_{on}$  current b  $I_{off}$  current c Switching ratio ( $I_{on}/I_{off}$ ) comparison of S0, S1, S2, and S3




**Fig. 7** a The  $V_{th}$  and DIBL b SS in linear and saturation regions for S0, S1, S2, and S3

The parasitic capacitance  $C_{gd}$  (gate-to-drain capacitance) is lower in the case of S3 among other architectures, which is why the ratio of transconductance to  $C_{gd}$  is higher for GS-NCFET with  $HfO_2$  spacers (S3) than S0, S1, and S2.

Further, in the same Fig. 9a, a variation of GFP for all types of spacer devices is shown. Due to the lower value of  $(g_m/g_d)$ , the total value of GFP of S3 is lesser than S0, S1, and S2. Furthermore, Fig. 9b and Eq. (6c) describe the variation of the transconductance frequency product (TFP) concerning  $V_{gs}$ . As TGF is high for S3, the TFP value of S3 is also the highest among all S0, S1, and S2. Hence, the gain transconductance frequency product (GTFP) is also higher for S3 than S0, S1, and S2, described in Fig. 9c and Eq. (6d). In addition, the linearity parameters like second-order transconductance ( $g_{m2}$ ) and third-order transconductance ( $g_{m3}$ ) are shown in Fig. 9d, e, respectively. The main reason for non-linearity in RFICs is the non-linearity of devices, as it produces intermodulation and higher-order

**Fig. 8** The **a**  $g_m$  **b** TGF **c**  $g_d$  **d**  $V_{EA}$  **e**  $f_T$  curves of GS-NCFET with different types of spacers




harmonics in analog/RF circuits. These are responsible for wastage in output power [12, 26–29]. Therefore, minimization of these distortions is a must objective to do. The variation of these parameters is extracted according to Eq. (6e) and (6f); extracted  $g_{m2}$  and  $g_{m3}$  of S3 are lowest compared to S0, S1, and S2, which shows the better linearity of a device.

#### 4.5 Effect of Spacers on Parameters of GS-NCFET-Based Inverter

Figure 10a demonstrates the GS-NCFET-based inverter schematic. This expresses the requirement for two types of GS-NCFET, n-channel and p-channel, to work correctly without any delay. Figure 10b shows the VTC characteristics of the GS-NCFET-based inverter [30–33]. Four curves show

the corresponding spacer-based inverter plot lines. From the curves, one can conclude that the transition region from high to low output is minimal for the S3-based inverter, which shows the maximum noise margin for the particular circuit. On the other hand, the transition region decreases for S0, S1, and S2 with an increased dielectric constant value, respectively. Further, Fig. 10c describes the propagation delay low-to-high ( $t_{PLH}$ ) (and high-to-low ( $t_{PHL}$ )), which is the delay when output switches from low-to-high (and high-to-low) after input switches from high-to-low (low-to-high). The delay is commonly calculated at 50% input-output switching. The speed of logic is defined by the propagation delays. A typical complex system has 20–50 propagation delays per clock cycle. Total propagation delay is calculated with the mean of  $t_{PHL}$  and  $t_{PLH}$  shown as in Eq. (7)

**Fig. 9** **a** GBP and GFP **b** TFP **c** GTFP **d**  $g_{m2}$  **e**  $g_{m3}$  corresponds to different types of spacers



$$t_p = \left\langle \frac{t_{pHL} + t_{pLH}}{2} \right\rangle \quad (7)$$


Further, Fig. 10d shows the rise ( $t_r$ ) and fall time ( $t_f$ ) for concerned device structures, which shows that both parameters have the minimum value for GS-NCFET with  $\text{HfO}_2$  spacers, i.e., S3. Rise time ( $t_r$ ) is defined as the time during a transition when the output switches from 10 to 90%, and fall time ( $t_f$ ) is referred to as the time taken by the output waveform to switch from 90 to 10% [34].

So, it is concluded that the GS-NCFET with  $\text{HfO}_2$  spacer is a good option for digital applications.

A comparison Table 2 is given to compare this work with the other published works.

## 5 Conclusion

This paper section concludes that GS-NCFET with  $\text{HfO}_2$  spacer shows improved results compared to other spacers like air and  $\text{SiO}_2$ . LCAO-based DFT analysis shows the characteristics of different types of spacers. Maximum PDOS is observed for the  $\text{HfO}_2$  spacer with minimum hartree potential. The band structure shows the allowed transactions



**Fig. 10** **a** Schematics of GS-NCFET-based inverter **b** VTC curve **c** propagation delay **d** rise time and fall time of GS-NCFET-based S0, S1, S2, and S3 inverters

**Table 2** Comparison of GS-NCFET parameters with other published work

Ref	Year	Device platform	$I_{on}/I_{off}$ ( $\times 10^3$ )	TGF ( $V^{-1}$ )	$A_v$ (dB)	$V_{EA}$ (V)	$f_T$ (THz)
[35]	2019	Junctionless Double Gate Vertical MOSFET	NA	26.7	NA	0.59	0.083
[36]	2020	Nano-sheet Transistor	1.90	NA	6.03	2.67	0.585
[37]	2021	SOI Junctionless Nanowire FET	0.82	41.81	NA	NA	0.254
[38]	2022	Tunnel Field Effect Transistor	NA	4.39	0.93	NA	0.940
This work	-----	GS-NCFET(S0)	20.4	91.49	0.65	4.19	NA

for the electrons. The leakage current of S3 is reduced by 25.92% to S0, and the switching ratio is increased by three decimal points.

Further, the threshold voltage and DIBL value of S3 decreased by 16.66% and 41.17%, respectively, compared with S0. The SCEs of S3, like SS in linear and saturation, reduced by 14.58% and 17.02% compared to the S0 device architecture. Furthermore,  $g_m$ , TGF,  $g_d$ ,  $V_{EA}$ , and  $f_T$  improved multiple times more than other device

architectures like S0, S1, and S2. Moreover, the linearity parameters like  $g_{m2}$  and  $g_{m3}$  were minimized in the case of GS-NCFET with  $HfO_2$  spacers. In addition, the VTC characteristics of GS-NCFET are discussed for all types of spacers, and S3 shows the minimum transition region than other device architecture with a 42.85% decrement and better propagation delay with less  $t_r$  and  $t_f$ . So, the work concludes that the GS-NCFET with  $HfO_2$  spacer is a reliable candidate for digital application.

**Acknowledgements** The authors are grateful to the Microelectronics Research Laboratory and Vinod Dham Centre of Excellence for Semiconductors and Microelectronics, Delhi Technological University, for supporting the work.

**Author Contributions** **Rashi Mann:** Conceptualization, methodology, software, analysis, data curation, writing-original draft preparation.

**Rishu Chaujar:** Writing—review and editing at different stages, supervision.

**Funding** The authors declare that no funds, grants, or other support were received during the preparation of this manuscript.

**Data Availability** The authors mentioned above have all the relevant data associated with this research work and will be dedicated to sharing that they will be asked to do so in the future.

## Declarations

The authors have seen all the Ethical Standards and will supposed to follow them in the future.

**Consent to Participate & for Publication** Since the concerned research paper is based on the ‘non-life science journal.’ So, ‘Not Applicable’ here. However, the authors have gone through all journal policies and consented to the authorities for further processing.

**Competing Interests** The authors declare no competing interests.

## References

- Gupta S, Steiner M, Aziz A, Narayanan V, Datta S, Dupta SK (2017) Device-circuit analysis of ferroelectric FETs for low-power logic. *IEEE Trans Electron Devices* 64(8):3092–3100
- Bhuyan MH (2019) A review of recent research works on negative capacitance field effect transistor. *SEU J Sci Eng* 13(1):36–44
- Sayeeff S, Datta S (2008) Use of negative capacitance to provide voltage amplification for low power nanoscale devices. *Nano Lett* 8(2):405–410
- Awadhiya B, Kondekar PN, Yadav S, Upadhyay P (2020) Insight into threshold voltage and drain induced barrier lowering in negative capacitance field effect transistor. *Trans Electr Electron Mater* 22:267–273
- Das R, Chakraborty S, Dasgupta A, Dutta A, Kundu A, Sarkar CK (2016) Analysis of high-k spacer on symmetric underlap DG-MOSFET with gate stack architecture. *Superlattices Microstruct* 97:386–396
- Kuchy AH, Wani MUD (2019) Simulation of 10 Nm double gate mosfet using Visual Tcad tool. *IRJET* 06:1322–1328
- Anshul, Chaujar R (2022) Numerical evaluation of the gate stacked GNR FET for improved device switching. *ICMACC*, pp 88–91
- Mann R, Chaujar R (2021) Electrostatic analysis of ferroelectric and high dielectric layer assisted MOSFET. 7th international conference on signal processing and communication (ICSC), pp 321–324
- Ferhati H, Djeflal F, AbdelMalek F (2023) Towards improved efficiency of SnS solar cells using back grooves and strained-SnO<sub>2</sub> buffer layer: FDTD and DFT calculations. *J Phys Chem Solids* 178:111353
- Farah SE, Ferhati H, Dibi Z, Djeflal F (2022) Performance analysis of broadband Mid-IR graphene-phototransistor using strained black phosphorus sensing gate: DFT-NEGF investigation. *Micro Nanostruct* 163:107187
- Pahwa G, Agarwal A, Chauhan YS (2018) Numerical investigation of short channel effects in negative capacitance MFIS and MFMIS transistors: subthreshold behavior. *IEEE Trans Electron Devices* 65:5130–5136
- Mahmoud R, Madathumpadical N, Al-Nashash H (2019) TCAD simulation and analysis of selective buried oxide MOSFET dynamic power. *J Low Power Electron Appl* 9(4):29
- Lenka TR, Panda AK (2012) AlGaIn/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers. *Pramana* 79(1):151–163
- Duarte JP, Khandelwal S, Khan AI, Sachid A, Lin Y-K, Chang H-L, Salahuddin S, Hu C (2016) Compact models of negative-capacitance FinFETs: Lumped and distributed charge models. In: *IEDM Tech. Dig.*, pp 30.5.1–30.5.4
- Krivokapic Z, Rana U, Galatage R, Razavieh A, Aziz A, Liu J, Shi J, Kim HJ, Spoer R, Serrao C, Busquet A, Polakowski P, Müller J, Kleemeier W, Jacob A, Brown D, Knorr A, Carter R, Banna S (2017) 14 nm Ferroelectric FinFET technology with steep subthreshold slope for ultra-low power applications. In: *IEDM Tech. Dig.*, pp 15.1.1–15.1.4
- Kwon D, Liao Y-H, Lin Y-K, Duarte JP, Chatterjee K, Tan AJ, Yadav AK, Hu C, Krivokapic Z, Salahuddin S (2018) Response speed of negative capacitance FinFETs. In: *Proc. IEEE Symp. VLSI Technol.*, pp 49–50
- Pahwa G, Agarwal A, Chauhan YS (2018) Numerical investigation of short-channel effects in negative capacitance MFIS and MFMIS transistors: subthreshold behavior. *IEEE Trans Electron Devices* 65(11):5130–5136
- Hattori J, Fukuda K, Ikegami T, Ota H, Migita S, Asai H, Toriumi A (2018) Fringing field effects in negative capacitance field-effect transistors with a ferroelectric gate insulator. *Jpn J Appl Phys* 57(4S), Art. no. 04FD07
- Ferhati H, Djeflal F, Bentreria T (2018) The role of the Ge mole fraction in improving the performance of a nanoscale junctionless tunneling FET: concept and scaling capability. *Beilstein J Nanotechnol* 9:1856–1862
- Djeflal F, Bentreria T, Abdi MA, Bendib T (2011) Drain current model for undoped Gate Stack Double Gate (GSDG) MOSFETs including the hot-carrier degradation effects. *Microelectron Reliab* 51(3):550–555
- Hoffmann M, Pešić M, Slesazek S, Schroeder U, Mikolajick T (2018) On the stabilization of ferroelectric negative capacitance in nanoscale devices. *Nanoscale* 10:10891–10899
- Park MH, Lee YH, Kim HJ, Kim YJ, Moon T, Kim KD, Müller J, Kersch A, Schroeder U, Mikolajick T, Hwang CS (2015) Ferroelectricity and antiferroelectricity of doped thin HfO<sub>2</sub>-based films. *Adv Mater* 27(11):1811–1831
- Saha AK, Sharma P, Dabo I, Datta S, Gupta SK (2017) Ferroelectric transistor model based on the self-consistent solution of 2D Poisson's, non-equilibrium Green's function and multi-domain Landau Khalatnikov equations. In *IEDM Tech. Dig.*, pp 13.5.1–13.5.4
- Pahwa G, Agarwal A, Chauhan YS (2019) Numerical investigation of shortchannel effects in negative capacitance mfis and mfmis transistors: above threshold behavior. *IEEE Trans Electron Devices* 66(3):1591–1598
- Pathak Y, Mann R, Malhotra BD, Chaujar R (2023) Impact of temperature on negative capacitance fet: A tcad simulation study. 2<sup>nd</sup> Edition of IEEE Delhi Section Flagship Conference (DEL-CON), IEEE, pp 1–4
- Mann R, Pathak Y, Chaujar R (2022) Temperature analysis on short channel effects of modified ncfet: A simulation study. 2022 IEEE international conference on electronics, computing and communication technologies (CONECCT), IEEE, pp 1–5
- Pathak Y, Malhotra BD, Chaujar R (2022) Detection of biomolecules in dielectric modulated double metal below ferroelectric

- layer fet with improved sensitivity. *J Mater Sci Mater Electron* 33:13558–13567
28. Lin YK, Agarwal H, Kao MY, Zhou J, Liao YH, Dasgupta A, Kushwaha P, Salahuddin S, Hu C (2019) Spacer engineering in negative capacitance FinFETs. *IEEE Electron Device Lett* 40(6):1009–1012
  29. Huang W, Huilong Z, Wu Z, Yin X, Huo Q, Jia K, Li Y, Zhang Y (2020) Investigation of negative DIBL effect and miller effect for negative capacitance nanowire field-effect-transistors. *IEEE J Electron Devices Soc* 8:879–884
  30. Semwal S, Kranti A (2022) Unconventional VTC of subthreshold inverter with MFMS Negative Capacitance Transistor: an analytical modelling framework with implications for ultralow power logic design. *Semicond Sci Technol* 37(6)
  31. Awadhiya B, Kondekar P, Meshram A (2019) Understanding negative differential resistance and region of operation in undoped HfO<sub>2</sub>-based negative capacitance field effect transistor. *Appl Phys A* 125:425
  32. Seo J, Lee J, Shin M (2017) Analysis of drain-induced barrier rising in short-channel negative-capacitance FETs and its applications. *IEEE Trans Electron Devices* 64(4):1793–1798
  33. Madan J, Gupta RS, Chaujar R (2017) Performance investigation of heterogeneous gate dielectric-gate metal engineered–gate all around-tunnel FET for RF applications. *Microsyst Technol* 23:4081–4090
  34. Mann R, Chaujar R (2022) TCAD investigation of ferroelectric based substrate MOSFET for digital application. *Silicon* 14:5075–5084
  35. Kaharudin KE, Salehuddin F, Zain ASM, Roslan AF (2019) Effect of channel length variation on analog and RF performance of junctionless double gate vertical MOSFET. *J Eng Sci Technol* 14(4):2410–2430
  36. Pundir YP, Saha R, Pal PK (2020) Effect of gate length on the performance of 5nm node N-channel nano-sheet transistors for analog circuits. *Semicond Sci Technol* 36(1):015010
  37. Sreenivasulu VB, Narendar V (2022) Junctionless gate-all-around nanowire FET with asymmetric spacer for continued scaling. *Silicon* 14:7461–7471
  38. Jeyanthi JE, Samuel TSA, Arivazhagan L (2022) Optimization of design space parameters in tunnel fet for analog/mixed-signal application. *Silicon* 14:8233–8241

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

## Terms and Conditions

Springer Nature journal content, brought to you courtesy of Springer Nature Customer Service Center GmbH (“Springer Nature”).

Springer Nature supports a reasonable amount of sharing of research papers by authors, subscribers and authorised users (“Users”), for small-scale personal, non-commercial use provided that all copyright, trade and service marks and other proprietary notices are maintained. By accessing, sharing, receiving or otherwise using the Springer Nature journal content you agree to these terms of use (“Terms”). For these purposes, Springer Nature considers academic use (by researchers and students) to be non-commercial.

These Terms are supplementary and will apply in addition to any applicable website terms and conditions, a relevant site licence or a personal subscription. These Terms will prevail over any conflict or ambiguity with regards to the relevant terms, a site licence or a personal subscription (to the extent of the conflict or ambiguity only). For Creative Commons-licensed articles, the terms of the Creative Commons license used will apply.

We collect and use personal data to provide access to the Springer Nature journal content. We may also use these personal data internally within ResearchGate and Springer Nature and as agreed share it, in an anonymised way, for purposes of tracking, analysis and reporting. We will not otherwise disclose your personal data outside the ResearchGate or the Springer Nature group of companies unless we have your permission as detailed in the Privacy Policy.

While Users may use the Springer Nature journal content for small scale, personal non-commercial use, it is important to note that Users may not:

1. use such content for the purpose of providing other users with access on a regular or large scale basis or as a means to circumvent access control;
2. use such content where to do so would be considered a criminal or statutory offence in any jurisdiction, or gives rise to civil liability, or is otherwise unlawful;
3. falsely or misleadingly imply or suggest endorsement, approval, sponsorship, or association unless explicitly agreed to by Springer Nature in writing;
4. use bots or other automated methods to access the content or redirect messages
5. override any security feature or exclusionary protocol; or
6. share the content in order to create substitute for Springer Nature products or services or a systematic database of Springer Nature journal content.

In line with the restriction against commercial use, Springer Nature does not permit the creation of a product or service that creates revenue, royalties, rent or income from our content or its inclusion as part of a paid for service or for other commercial gain. Springer Nature journal content cannot be used for inter-library loans and librarians may not upload Springer Nature journal content on a large scale into their, or any other, institutional repository.

These terms of use are reviewed regularly and may be amended at any time. Springer Nature is not obligated to publish any information or content on this website and may remove it or features or functionality at our sole discretion, at any time with or without notice. Springer Nature may revoke this licence to you at any time and remove access to any copies of the Springer Nature journal content which have been saved.

To the fullest extent permitted by law, Springer Nature makes no warranties, representations or guarantees to Users, either express or implied with respect to the Springer nature journal content and all parties disclaim and waive any implied warranties or warranties imposed by law, including merchantability or fitness for any particular purpose.

Please note that these rights do not automatically extend to content, data or other material published by Springer Nature that may be licensed from third parties.

If you would like to use or distribute our Springer Nature journal content to a wider audience or on a regular basis or in any other manner not expressly permitted by these Terms, please contact Springer Nature at

[onlineservice@springernature.com](mailto:onlineservice@springernature.com)