

Note: Answer all questions.

Assume suitable missing data, if any.

- Draw and Explain fabrication steps for twin-tub CMOS process. Aid your answer with suitable diagrams. (3)
 - An NMOS transistor has threshold voltage on 1V. How would you change threshold voltage to 0.8V and 1.2 V without changing the substrate bias? ($C_{ox} = 10 \text{ fF/cm}^2$). (2)
- Explain the limitations imposed by small device geometries. How do scaling affect the doping concentrations and power density if constant voltage scaling is applied to MOS device. Why does V_T increase for a short channel device and show an increasing trend for narrow width device? (3)
 - Consider an NMOS transistor with the following parameters: $t_{ox} = 6 \text{ nm}$, $L = 0.24 \text{ } \mu\text{m}$, $W = 0.36 \text{ } \mu\text{m}$, drain (L_D) and source (L_S) lengths = $0.625 \text{ } \mu\text{m}$, $C_{j0} = 2 \times 10^{-3} \text{ F/m}^2$, $C_{jsw0} = 2.75 \times 10^{-10} \text{ F/m}$. Determine the zero-bias value of all relevant capacitances. ($\epsilon_0 = 8.85 \times 10^{-14} \text{ F/cm}$, $\epsilon_{ox} = 3.9\epsilon_0$ and neglect overlap capacitance). (2)
- Design a depletion load inverter with specifications as: $V_{DD} = 5\text{V}$, $V_{OL} = 0.2 \text{ V}$, $V_{T0,driver} = 1\text{V}$ and $V_{Tload} = -3\text{V}$ and power consumption of 1mW . Find the widths of driver and load transistor if both transistors have same channel length. (3)
 - Write down the equations (and only those) which are needed to determine the voltage at node X in Fig. 1. Do NOT plug in any values yet. Neglect short channel effects and assume that $\lambda_p = 0$. Determine the required width of the transistor (for $L = 0.25 \text{ } \mu\text{m}$) such that X equals 1.5 V . $k'_p = 30 \text{ } \mu\text{A/V}^2$, $V_{T0,p} = -0.4 \text{ V}$. (2)




Fig. 1

- Consider a CMOS inverter that is designed in a process with the following parameters: $k'_n = 100 \text{ } \mu\text{A/V}^2$, $k'_p = 40 \text{ } \mu\text{A/V}^2$, $V_{T0n} = +0.7\text{V}$ and $V_{T0p} = -0.8\text{V}$. The transistors have aspect ratios of $(W/L)_n = 10$ and $(W/L)_p = 15$ and the power supply is chosen to be 5V . (i) Determine the value of switching threshold voltage. (ii) Compute the time it takes to rise from 1V to 4V when connected with $C_{Load} = 0.5\text{pF}$. (5)