

Total No. of Pages-2  
 FIRST SEMESTER  
 M.TECH./VLSI Design & Embedded System)

**SUPPLEMENTARY EXAMINATION**  
 (FEB - 2018)  
**EC-S13 VLSI DESIGN**

Time: 3 Hours  
 Max. Marks: 100

Note: Answer any FIVE questions.  
 Assume suitable missing data, if any.

1. (a) For the inverter shown in Fig. 1 (i) Assuming that  $V_{in}$  swings from rail-to-rail (0 to 2.5V), compute the values of  $V_{oh}$ ,  $V_{ol}$ ,  $V_M$ . ( $|P_{\phi 1}| = 0.6$  V and  $\gamma = 0.4$  V<sup>0.5</sup>,  $V_{Tn} = 0.43$  V,  $K_n = 75 \mu A/V^2$ . 12




Fig.1

- (b) Determine the low-to-high propagation delay using average current method. Assume that the input switches from 2.5V to 0V with a zero-fall time. 8
2. (a) Consider the circuit of Fig. 2. Assume the inverter switched ideally at  $V_{DD}/2$ , neglect body effect, channel length modulation and all parasitic capacitances throughout this problem. (i) What is logic function performed by the circuit? (ii) Explain why this circuit has non zero static dissipation. (iii) Using just one transistor design a ffx, so that there will not be any static power consumption. Explain how you chose size of transistor? (iv) Implement the same circuit using transmission gates. 12
- (b) What is logic function implemented by circuits of Fig. 3? Do these two circuits have same output resistance when driven by same input pattern? Size transistors using equivalent inverter model if  $W/L_n = 1$  and  $W/L_p = 2$  for 8




Fig. 2




Fig. 3

3. (a) What are lambda-based layout design rules? Draw layout of a CMOS inverter using lambda-based design rules. Clearly specify the dimensions. 12
- (b) How does full and constant voltage scaling affect substrate doping, threshold voltage, drain current and power dissipation of the device. 8
4. (a) Design negative edge triggered D flip flop using inverters and transmission gates. Add logic to facilitate clear and preset operation? 12
- (b) Draw schematic of TSPC D latch and explain its working briefly. 8
5. (a) Consider the conventional N-P CMOS circuit of Fig. 4. For this entire problem, assume that the pull down/pullup network is simply a single NMOS/PMOS device, so that each Domino stage consists of a dynamic inverter followed by a static inverter. Assume that the precharge time, evaluate time, and propagation delay of the static inverter are all 7T. Assume that the transitions are ideal (zero rise/fall times) (i) Do any problems occur when the input makes a 0->1 transition? What about a 1->0 transition? If so, describe