Roll No.

THIRD SEMESTER

B.Tech. (EP)

SUPPLEMENTARY EXAMINATION

February-2019

EP-207: Digital Electronics (Engineering Analysis and Design)

Time: 3:00 Hours	Max. Marks: 40
Note: Ques.1 is compulsory. A questions carry equal marks. Assume	Attempt 4 questions in all. All suitable missing data, if any.
Q.1. (a) Differentiate between Sequential Logic Circuit. (b) Show how to connect NAND gates to get a (c) Compare SRAM and DRAM in terms of cos (d) A count recorded by a counter at its out required for the next count change? Given: Toelay = 10 ns.	[2] an AND gate and OR gate. [2] t, size, speed and application. [2] put is 1010. What is the time delay
(e) Describe Fan-In and Fan-out in context v	with the TTL Logic Families? [2]
Q.2. (a) Explain the working of a 4-bit Success Converter. Define Monotonicity with refe	
(b) Perform the BCD Addition and XS-3 Add 2256 and 1044.	lition of the following two numbers: [5]
Q.3.—(a)-Design-a-non-sequential-counter-such mentioned states (2,6,4,3) using D Flip-flo condition.	
(b) Design and discuss Bidirectional Shift Feach case of Left Shift and Right Shift.	Registers with a suitable example in [5]
Q.4. (a) We can expand the word size of a RAM by Draw a block diagram to show how we come 8 x 8 RAM.	
(b) Convert SR flip-flop to T flip-flop and corresponding logic diagram and the outputs of the 2 flip-flops.	
Q.5. (a) Write a VHDL Code for 3 to 8 line (b) Implement the following function using	[5]
$F(A, B, C, D) = \Sigma (0, 1, 3, 6, 7, C)$	11, 15) [5]