

# **An application of DTMOS based OpAmp**

## **DISSERTATION**

Submitted in fulfillment of the requirement for the award of the degree

Of

**Master of Technology**

In

**VLSI DESIGN**

By

**Abhishek Choudhary**

**(2K15/VLS/01)**

Under the Guidance of

**Mr. A.K. Singh**

**(Associate Professor)**



**Department of Electronics and Communication Engineering**

**Delhi Technological University, (DTU)**

**Shahbad Daultpur, Main Bawana Road, New Delhi, Delhi 110042**

**2015-2017**



**DEPARTMENT OF ELECTRONICS & COMMUNICATION  
ENGINEERING  
DELHI TECHNOLOGICAL UNIVERSITY**

## **CERTIFICATE**

This is to undertake that the work presented in this M. Tech. Dissertation titled “**An application of DTMOS based OpAmp**” is an authentic record of my own work carried out during the period from January 2017 to June 2017 under the supervision of **Mr. A.K. Singh, Associate Professor**, Department of Electronics & Communication Engineering. It is submitted in fulfilment of the requirements for the award of the **Master of Technology in VLSI Design** at Department of Electronics & Communication Engineering, Delhi Technological University. The matter presented in this project has not been submitted by me for the award of any other degree elsewhere.

**Abhishek Choudhary  
(2K15/VLS/01)**

This is to certify that the above statement made by the candidate is correct to the best of my knowledge and can be awarded required marks.

**Date:**

**Mr. A.K. Singh  
Associate Professor  
DTU, Delhi**

## **ACKNOWLEDGEMENT**

I would like to express my special thanks of deepest gratitude to my project guide Mr. A.K Singh for his valuable guidance, and co-operation for providing necessary facilities and sources during the entire period of this project. During this project I came to know and learn about so many new things. This project would not have been possible without the constant encouragement and advice both in Technological and non-Technological matters provided by my supervisor. I am very thankful to him.

I wish to convey my sincere gratitude to all the faculty members of Electronics & Communication Engineering Department, who have enlightened me during my studies related to this project.

I would also like to thank my parents and my friends for their tremendous contributions and support morally towards the completion of this project

## **ABSTRACT**

A bandgap voltage reference is a temperature independent voltage reference circuit widely used in integrated circuits. BGR is a basic design block of any analog circuit. The BGR generator circuit is designed to achieve the insensitive behaviour with respect to process, voltage and temperature (PVT) corners. The BGR supplies the reference voltage and the reference current to the analog design blocks such as a charge pump and a memory circuit. It commonly has an output voltage around 1.25V, close to the theoretical 1.22 eV bandgap of silicon at 0 K. This circuit concept was first published by David Hilbiber in 1964. An important part in the design of analog integrated circuits is to create reference voltages and currents with well defined values. To accomplish this on chip, so called bandgap reference circuits are commonly used. A typical application for this reference voltage is in analog to digital conversion, where the input voltage is compared to several reference levels in order to determine the corresponding digital value.

# **TABLE OF CONTENTS**

<b>CERTIFICATE.....</b>	<b>i</b>
<b>ACKNOWLEDGEMENT .....</b>	<b>ii</b>
<b>ABSTRACT.....</b>	<b>iii</b>
<b>TABLE OF CONTENTS.....</b>	<b>iv</b>
<b>LIST OF FIGURES.....</b>	<b>vi</b>
<b>LIST OF TABLES.....</b>	<b>vii</b>
<b>ABBREVIATION USED.....</b>	<b>ix</b>
<b>1 INTRODUCTION.....</b>	<b>1</b>
1.1 ZENER BASED VOLTAGE REFERENCES.....	2
1.2 ENHANCEMENT AND DEPLETION REFERENCES.....	2
1.3 BANDGAP VOLTAGE REFERENCE.....	2
1.4 ADVANTAGES OF BANDGAP REFERENCE CIRCUIT.....	2
1.5 APPLICATIONS OF VOLTAGE REFERENCE CIRCUITS.....	3
1.6 BASIC TERMS USED .....	3
1.7 WORKFLOW .....	4
<b>2 BANDGAP VOLTAGE REFERENCE.....</b>	<b>5</b>
2.1 PRINCIPLE .....	5
2.2 DESIGN OF BANDGAP REFERENCE CIRCUITS.....	6
2.2.1 ANALYSIS: CTAT VOLTAGE.....	6
2.2.2 ANALYSIS: PTAT VOLTAGE .....	9
2.2.3 DERIVATION OF GAIN K .....	10
2.3 BGR IN CMOS TECHNOLOGY.....	10
2.4 USE OF OPAMP IN DESIGN.....	11
<b>3 OPERATIONAL AMPLIFIERS.....</b>	<b>14</b>
3.1 TWO STAGE OPAMP.....	14
3.2 IDEAL OPAMP.....	15
3.3 BASIC CHARACTERISTICS OF OPAMP.....	16
3.3.1 FINITE GAIN.....	16
3.3.2 FINITE INPUT IMPEDANCE.....	17
3.3.3 NON FINITE OUTPUT IMPEDANCE .....	17
3.3.4 OUTPUT SWING.....	17

3.3.5 INPUT CURRENT.....	17
3.3.6 INPUT OFFSET.....	17
3.3.7 COMMON MODE GAIN.....	18
3.3.8 INPUT COMMON MODE RANGE.....	19
3.3.9 POWER SUPPLY REJECTION.....	19
3.3.10 NOISE.....	19
3.3.11 FINITE BANDWIDTH.....	19
3.3.12 NON LINEARITY.....	20
3.3.13 STABILITY.....	20
3.3.14 SLEW RATE .....	21
<b>4 DYNAMIC THRESHOLD MOSFET.....</b>	<b>22</b>
4.1 INTRODUCTION.....	22
4.2. SMALL SIGNAL MODEL OF DTMOS.....	25
<b>5 ANALYSIS OF OPERATIONAL AMPLIFIER.....</b>	<b>26</b>
5.1 TWO STAGE OPERATIONAL AMPLIFIER.....	26
5.1.1 FIRST APPROACH(UNCOMPENSATED OPAMP).....	26
5.1.2 SECOND APPROACH(COMPENSATED OPAMP).....	27
5.2 FULL DTMOS BASED OPERATIONAL AMPLIFIER.....	32
<b>6 DESIGNS AND SIMULATION.....</b>	<b>34</b>
6.1 SIMULATIONS OF TWO STAGE CMOS AMPLIFIER.....	34
6.2 SIMULATIONS OF TWO STAGE DTMOS OPERATIONAL AMPLIFIER.....	38
6.3 BGR WITH 2 STAGE CMOS OP-AMP.....	41
6.4 BGR WITH TWO STAGE DTMOS OP-AMP.....	44
<b>7 CONCLUSION &amp; FUTURE WORK.....</b>	<b>47</b>
<b>REFERENCES.....</b>	<b>x</b>

## LIST OF FIGURES

Figure 2.1: Principle of PTAT and CTAT .....	5
Figure 2.2: Plot of Base-emitter Voltage Vs Temperature .....	6
Figure 2.3: Reference voltage using PTAT and CTAT .....	6
Figure 2.4: Generation of PTAT Voltage .....	9
Figure 2.5: BGR using CMOS Technology.....	10
Figure 2.6: Current Mirroring action .....	12
Figure 2.7: Use of Op-amp in BGR.....	12
Figure 3.1: Block Diagram Of Op-Amp Used in BGR .....	14
Figure 3.2: Symbol Of Op-Amp Used In BGR .....	15
Figure 3.3: Symbol Of Practical Op-Amp.....	16
Figure 3.4: Connections For Common Mode .....	18
Figure 3.5: Unity Gain Configuration.....	18
Figure 3.6: Gain Bandwidth Plot Of Op-Amp.....	20
Figure 3.7: Slewing Effect .....	21
Figure 4.1: DTMOS And Its Symbol.....	22
Figure4.2: SOI NMOS Transistor Connected In DTMOS .....	23
Figure 4.3: The Current Change of DTMOS and MOS Transistors versus $V_{GS}$ .....	23
Figure 4.4: Graphical Comparison of Weak And Strong Inversion Models [11].....	24
Figure 4.5: Small Signal Analysis of DTMOS .....	25
Figure 5.1: Uncompensated Operational Amplifier.....	27
Figure 5.2: Small Signal Analysis of Uncompensated Opamp.....	27
Figure 5.3: Frequency Response of Uncompensated Opamp.....	27
Figure 5.4: Miller Compensation Technique .....	28
Figure 5.5: Two Stage Compensated Opamp .....	29
Figure 5.6: Small Signal Analysis of Two Stage Compensated Opamp .....	29
Figure 5.7: Position of Poles After Compensation .....	30
Figure 5.8: Proposed Structure Full DTMOS Opamp .....	32
Figure 5.9: Small Signal Analysis of Proposed Structure - Full DTMOS Opamp.....	33
Figure 6.1: Two Stage CMOS Opamp.....	34
Figure 6.2: DC Characteristic of Two Stage CMOS OPAMP.....	34
Figure 6.3: AC Characteristic (magnitude) Of Two Stage CMOS OPAMP .....	35

Figure 6.4: AC Characteristic (phase) Of Two Stage CMOS OPAMP .....	35
Figure 6.5: CMRR Of Two Stage CMOS OPAMP .....	36
Figure 6.6: ICMR Of Two Stage CMOS OPAMP .....	36
Figure 6.7: PSRR <sup>+</sup> Of Two Stage CMOS OPAMP .....	37
Figure 6.8: PSRR <sup>-</sup> Of Two Stage CMOS OPAMP .....	37
Figure 6.9: Slew Rate Of Two Stage CMOS OPAMP .....	37
Figure 6.10: Two Stage DTMOS Opamp .....	38
Figure 6.11: DC characteristics of Two Stage DTMOS Opamp .....	38
Figure 6.12: AC characteristics of Two Stage DTMOS Opamp .....	39
Figure 6.13: CMRR of Two Stage DTMOS Opamp .....	39
Figure 6.14: PSRR <sup>+</sup> Two Stage DTMOS Opamp.....	40
Figure 6.15: PSRR <sup>-</sup> of Two Stage DTMOS Opamp .....	40
Figure 6.16: ICMR of Two Stage DTMOS Opamp .....	40
Figure 6.17: Slew Rate of Two Stage DTMOS Opamp .....	41
Figure 6.18: BGR With 2 Stage OP-AMP.....	41
Figure 6.19: BGR Output Of 2 Stage CMOS OP-AMP With Temperature Variations .....	42
Figure 6.20: BGR Output Of CMOS OP-AMP With Vdd Variation .....	43
Figure 6.21: BGR 2 Stage CMOS OP-AMP Output Vdd Variation At Different Temperatures .....	43
Figure 6.22: Transient Analysis Of Two Stage CMOS At Different Temperature .....	44
Figure 6.23: DTMOS BGR.....	44
Figure 6.24: BGR DTMOS Output With Temperature Variations.....	45
Figure 6.25: DTMOS BGR With VDD Variation .....	45
Figure 6.26: BGR DTMOS Output VDD Variation With Different Temperatures .....	46
FIGURE 6.27: BGR DTMOS Transient Analysis At Different Temperatures .....	46



## **LIST OF TABLES**

Table 5.1: Differential Amplifier Parameter.....	28
Table 5.2: Operational Amplifier Parameters.....	33
Table 7.1: Comparison Of All The Variants OF BGR.....	49

## ABBREVIATIONS

- [1] **BGR** : Bandgap reference circuit
- [2] **CMOS** : Complementary metal oxide semi-conductor
- [3] **CTAT** : Complementary to absolute temperature voltage
- [4] **NTC** : Negative temperature coefficient
- [5] **PTC** : Positive temperature coefficient
- [6] **PTAT**: Proportional to absolute temperature
- [7] **MOSFET**: Metal oxide semiconductor field effect transistor
- [8] **OPAMP** : Operational amplifier
- [9] **CS** : Common source

# **CHAPTER 1**

## **INTRODUCTION**

Voltage reference design is a well-researched area of analog design. All data converters require an accurate, reliable reference voltage for proper conversion. A faulty reference voltage can have devastating effects on data conversion and ultimately the entire system. Temperature-insensitive bandgap voltage references have been a staple of analog and mixed signal system design.

Simply put, a device which produces a constant voltage irrespective of the variations in the device it is biasing is called a constant voltage reference device. A wide variety of voltage references find application in power supplies, analog-to-digital converters, digital-to-analog converters, and other measurement and control systems. Voltage references vary widely in performance; a regulator for a computer power supply may only hold its value to within a few per cent of the nominal value, whereas laboratory voltage standards have precisions and stability measured in parts per million. The Clark cell and Weston cell are the earliest voltage references or standards, which are still used in some laboratory and calibration application.

Precision voltage reference circuits are important for accurate working of mixed and analog integrated circuits such as oscillators, PLLs, Data Converters and Dynamic Random Access Memories (DRAM's). These voltage references should be insensitive to variations in process, temperature and supply voltage. The performance of many mixed analog/digital systems is limited by inaccuracies and power supply noise coupling errors in integrated voltage references. So precision voltage reference circuits forms an integral part of almost all integrated circuit designs.

Desired characteristics of a voltage ref circuit are:

- Silicon implementable
- Stable and accurate
- Independent of output loading
- Insensitive to power supply variations (especially for battery operated devices)
- Insensitive to temperature

Most popular reference voltage generators are:

- Zener-based Voltage References
- Enhancement and depletion references

- Bandgap Voltage References

### **1.1 Zener Based Voltage References**

Zener-based temperature compensated voltage reference circuits were popular few years back. These devices have breakdown voltages greater than 6V, putting a lower limit on the supply voltage requirements. So mainly because of the power supply requirements zener-based voltage references are no more popular in the latest integrated circuits.

### **1.2 Enhancement and Depletion References**

The magnitude of the reference voltage is determined by the sum of the absolute values of the threshold voltage of the enhancement mode and the depletion mode MOSFET. Ref circuits that are based on the absolute value of a ref voltage cannot be controlled accurately because they result in high temperature sensitivity. The variation of the ref voltage w.r.t the temperature arises from the temperature dependence of

- (a) the threshold voltage difference
- (b) the drain bias current
- (c) the mobility

### **1.3 Bandgap Voltage Reference**

Bandgap voltage reference circuit uses the negative temperature coefficient of emitter base voltage in conjunction with the positive temperature coefficient of emitter-base voltage differential of two transistors operating at different current densities to make a zero temperature coefficient reference. Bandgap reference circuits gained popularity for the reasons discussed below .

### **1.4 Advantages of Bandgap Reference circuit**

- The base-emitter voltage of a bipolar transistor is most predictable and well understood parameter
- Temperature insensitive
- Can operate at low supply voltages
- Capable of producing “arbitrary” output voltages
- Circuit can be easily incorporated in a monolithic IC design

## **1.5 Applications of Voltage Reference Circuit**

- They serve as a biasing circuit to be employed in any type of analog or mixed type circuit.
- Voltage Regulators
- Data Converters
- Oscillators, PLL's
- Dynamic Random Access memories (DRAM's)

## **1.6 Basic terms used in the work**

A brief explanation of frequently used terms in this document are given here-

### **1.6.1 Bandgap Voltage**

Bandgap voltage refers to the voltage difference between the valence band and conduction band of the semiconductor material, which has a constant value and its variation with temperature, is significantly less.

### **1.6.2 PTAT Voltage**

PTAT stands for Proportional to Absolute Temperature Voltage, meaning the variations in voltage is proportional to temperature, or voltage increases with temperature.

### **1.6.3 CTAT Voltage**

CTAT stands for Complementary to Absolute Temperature Voltage, meaning the variations in voltage is complementary to temperature, or voltage decreases with increase in temperature.

### **1.6.4 Bandgap Reference Circuit (BGR)**

BGR is a precision voltage reference circuit, in which the negative temperature dependency of a voltage source is cancelled by the positive voltage dependency of another voltage source, resulting in a stable voltage at the reference temperature which is equal to the bandgap voltage of the semiconductor at the reference temperature.

### **1.6.5 $V_{BE}$**

It is the potential drop across a forward biased diode connected bipolar junction transistor (BJT).

## 1.7 Work Flow

This work is based on the comprehensive study of Bandgap Reference Circuits.

- Conventional Bandgap Reference Circuit has been designed producing a reference voltage of around 1.2V.
- The BGR circuits used in this work use a two stage Operational Amplifier.
- Finally a BGR circuit is proposed which can be used to produce reference voltage with less power dissipation using DTMOS based operational amplifier

## CHAPTER 2

### BANDGAP REFERENCE CIRCUIT

Bob Widlar designed the first bandgap voltage reference in the 1970s, which was used in LM309 5-volt regulator IC from National Semiconductor. It needed only three terminals which made it inexpensive and easy to use.

#### 2.1 PRINCIPLE

The basic principle of BGR is to add a voltage that has PTC to one that has NTC. If the two coefficients have equal value but opposite signs, the cumulative effect come out to be temperature independent as shown in the Figure 2.1. The equation of reference voltage is

$$V_{REF}(T) = K \cdot V_{PTAT}(T) + V_{CTAT}(T) \quad (2.1)$$




Figure 2.1: Principle of PTAT and CTAT

A plot of  $V_{BE}$  wrt temperature is shown in Figure 2.2.




Figure 2.2: Plot of Base-emitter Voltage Vs Temperature

The pn junction voltage ( $V_{BE}$ ) decreases ( $\approx -2\text{mV}/^\circ\text{C}$ ) almost linearly with temperature making it CTAT. As shown in Figure 2.3 we can observe how the PTAT and CTAT circuits when used in conjunction to each other provide a constant biasing output voltage.




Figure 2.3: Reference voltage using PTAT and CTAT

## 2.2 DESIGN OF BANDGAP REFERENCE CIRCUIT

In order to produce a constant reference voltage, a PTAT voltage must be added to a CTAT voltage, both having equal magnitude.

### CTAT

#### 2.2.1 ANALYSIS :

Starting with the density of collector current for forward biased  $V_{BE}$  of a transistor:



$$J_C = \frac{q\bar{D}_n n_{p0}}{W_B} \exp\left(\frac{V_{BE}}{V_t}\right) \quad (2.2)$$

Where  $J_c = I_c/\text{Area} = \text{collector current density}$

$\bar{D}_n = \text{average diffusion constant for electron}$

$W_B = \text{base width}$

$V_{BE} = \text{base emitter voltage}$

$$V_t = \frac{kT}{q}$$

$k = \text{Boltzmann's Constant } (1.38 \times 10^{-23} \text{ J/K})$

$T = \text{absolute temperature}$

$n_{p0} = \frac{n_i^2}{N_A} = \text{equilibrium concentration of electron in the base}$

$$n_i^2 = DT^3 \exp\left(\frac{-V_{Go}}{V_t}\right)$$

$D = \text{Temperature independent constant}$

$V_{Go} = \text{Bandgap voltage of Silicon } (1.205 \text{ V})$

Combine the above relationship into one:

$$J_C = \frac{q\bar{D}_n}{N_A W_B} DT^3 \exp\left(\frac{V_{BE} - V_{Go}}{V_t}\right)$$

$$J_C = AT^\gamma \exp\left(\frac{V_{BE} - V_{Go}}{V_t}\right)$$

Where,  $\gamma = 3$

The value of  $J_c$  at a reference temperature of  $T = T_0$ ,

$$J_C = AT_0^\gamma \exp\left[\frac{q}{kT_0}(V_{BE0} - V_{Go})\right]$$

While the value of  $J_c$  at general temperature  $T$  is

$$J_C = AT^\gamma \exp\left[\frac{q}{kT}(V_{BE} - V_{Go})\right]$$

The ratio of  $J_c/J_{c0}$  can be expressed as

$$\frac{J_C}{J_{C0}} = \left(\frac{T}{T_0}\right)^\gamma \exp\left[\frac{q}{k}\left(\frac{V_{BE} - V_{Go}}{T} - \frac{V_{BE0} - V_{Go}}{T_0}\right)\right]$$

Or

$$\ln\left(\frac{J_C}{J_{C0}}\right) = \gamma \ln\left(\frac{T}{T_0}\right) + \frac{q}{kT}\left[V_{BE} - V_{Go} - \frac{T}{T_0}(V_{BE0} - V_{Go})\right]$$

Where  $V_{BE0}$  is the value of  $V_{BE}$  at  $T = T_0$

Solving for  $V_{BE}$  from the above results gives

$$V_{BE}(T) = V_{Go} \left(1 - \frac{T}{T_o}\right) + V_{BEo} \left(\frac{T}{T_o}\right) + \frac{\gamma k T}{q} \ln \left(\frac{T}{T_o}\right) + \frac{k T}{q} \ln \left(\frac{J_C}{J_{Co}}\right) \quad (2.3)$$

This is the CTAT voltage.

$$\begin{aligned} \frac{\partial V_{BE}}{\partial T} &= \frac{\partial V_{Go}}{\partial T} \left(1 - \frac{T}{T_o}\right) - \frac{V_{Go}}{T_o} + \frac{V_{BEo}}{T_o} + \frac{\gamma k T \partial \ln \left(\frac{T_o}{T}\right)}{q \partial T} + \ln \left(\frac{T}{T_o}\right) \frac{\partial \left(\frac{\gamma k T}{q}\right)}{\partial T} + \frac{k T}{q} \left(\frac{\partial \ln \left(\frac{J_C}{J_{Co}}\right)}{\partial T}\right) \\ &\quad + \frac{k}{q} \ln \left(\frac{J_C}{J_{Co}}\right) \end{aligned}$$

Assume that  $T = T_o$  which means  $J_C = J_{Co}$ , since  $\frac{\partial V_{Go}}{\partial T} = 0$

Therefore,

$$\frac{\partial V_{BE}}{\partial T} = -\frac{V_{Go}}{T_o} + \frac{V_{BEo}}{T_o} + \frac{\gamma k T \partial \ln \left(\frac{T_o}{T}\right)}{q \partial T} + \frac{k T}{q} \left(\frac{\partial \ln \left(\frac{J_C}{J_{Co}}\right)}{\partial T}\right)$$

Note that,

$$\frac{\partial \ln \left(\frac{T_o}{T}\right)}{\partial T} = \frac{T}{T_o} \frac{\partial (T/T_o)}{\partial T} = \frac{T}{T_o} \left(\frac{-T_o}{T^2}\right) = \frac{-1}{T}$$

and

$$\frac{\partial \ln \left(\frac{J_C}{J_{Co}}\right)}{\partial T} = \frac{J_C}{J_{Co}} \frac{\partial \left(\frac{J_C}{J_{Co}}\right)}{\partial T} = \frac{J_{Co}}{J_C} \left(\frac{\alpha J_C}{T J_{Co}}\right) = \frac{\alpha}{T}$$

Therefore,  $\frac{\partial V_{BE}}{\partial T}$  at  $T = T_o$  is

$$\begin{aligned} \frac{\partial V_{BE}}{\partial T} &= -\frac{V_{Go}}{T_o} + \frac{V_{BEo}}{T_o} - \frac{\gamma k}{q} + \frac{\alpha k}{q} \\ \frac{\partial V_{BE}}{\partial T} &= \frac{V_{BEo} - V_{Go}}{T_o} + (\alpha - \gamma) \frac{k}{q} \end{aligned} \quad (2.4)$$

Now, considering the typical values of  $\alpha$  and  $\gamma$  as 1 and 3.2. If  $V_{BEo} = 0.6$  V at room temperature then, substituting the values in equation 2.4, we get,

$$\frac{\partial V_{BE}}{\partial T} = \frac{0.6 - 1.205}{300} + (1 - 3.2) \frac{0.026}{300} = -1.826 \text{ mV}/^\circ\text{C}$$

This shows  $V_{BE}$  is a CTAT voltage, i.e, it decreases with the increasing temperature with above derived rate.

## PTAT

### 2.2.2 ANALYSIS :

Two identical pn junctions are considered with different current densities as shown in Figure 2.4.




Figure 2.4: Generation of PTAT Voltage

$$\Delta V_{BE} = V_{BE1} - V_{BE2} \quad (2.5)$$

Substituting  $V_{BE} = V_T \ln \left( \frac{I_C}{I_S} \right)$  in equation 2.5, we get

$$\Delta V_{BE} = V_T \ln \left( \frac{I_{C1}}{I_{S1}} \right) - V_T \ln \left( \frac{I_{C2}}{I_{S2}} \right)$$

$$\Delta V_{BE} = V_T \ln \left( \frac{I_{C1} I_{S2}}{I_{S1} I_{C2}} \right) = V_T \ln \left( \frac{I_{S2}}{I_{S1}} \right)$$

$$\Delta V_{BE} = V_T \ln \left( \frac{A_{E2}}{A_{E1}} \right)$$

$$\Delta V_{BE} = \frac{kT}{q} \ln \left( \frac{A_{E2}}{A_{E1}} \right)$$

Differentiating  $\Delta V_{BE}$  w.r.t. temperature results in

$$\frac{\partial \Delta V_{BE}}{\partial T} = \frac{V_T}{T} \ln \frac{I_{C1}}{I_{C2}}$$

$$\frac{\partial \Delta V_{BE}}{\partial T} = \frac{k}{q} \ln \frac{J_{C1}}{J_{C2}}$$

### 2.2.3 DERIVATION OF THE GAIN 'K' OF THE BGR

For zero TC at Temp(T) = To, the following condition must hold true:

$$0 = \frac{\partial V_{BE}}{\partial T} + K'' \frac{\partial \Delta V_{BE}}{\partial T}$$

$$0 = K'' \left( \frac{V_{T0}}{T_0} \right) \ln \frac{J_{C1}}{J_{C2}} + \frac{V_{BE0} - V_{G0}}{T_0} + (\alpha - \gamma) \frac{V_{T0}}{T_0}$$

Define  $K = K'' \ln \frac{J_{C1}}{J_{C2}}$  therefore,

$$0 = K \left( \frac{V_{T0}}{T_0} \right) + \frac{V_{BE0} - V_{G0}}{T_0} + (\alpha - \gamma) \frac{V_{T0}}{T_0}$$

Solving for K gives

$$K = \frac{V_{G0} - V_{BE0} - V_{T0}(\alpha - \gamma)}{V_{T0}}$$

## 2.3 BANDGAP REFERENCED CIRCUITS IN CMOS TECHNOLOGY

Parasitic bipolar devices inherent in CMOS technology can be used to implement the Band-gap-referenced biasing as shown in figure 2.5.




Figure 2.5: BGR using CMOS Technology

Assumptions:

- a. CMOS op amp gain  $\rightarrow \infty$ .
- b.  $V_{OS} \neq 0$ .

Due to mismatch of the threshold and the low transconductance per current of CMOS transistors, the offset of op amps in CMOS technologies is usually larger than in bipolar technologies. With the offset voltage, the voltage across R3 is

$$V_{R3} = \Delta V_{EB} + V_{OS} = V_{EB1} - V_{EB2} + V_{OS}$$

The emitter-base voltages are used here because the base-emitter voltages of the pnp transistors operating in the forward-active region are negative. Then the voltage across R2 is

$$V_{R2} = \frac{R_2}{R_3} V_{R3} = \frac{R_2}{R_3} (\Delta V_{EB} + V_{OS})$$

and the output voltage is

$$V_{OUT} = V_{EB2} + V_{R3} + V_{R2}$$

$$V_{OUT} = V_{EB2} + \left(1 + \frac{R_2}{R_3}\right) (\Delta V_{EB} + V_{OS})$$

The thermal voltage drives the difference between base emitter voltages.

So,  $V_{OS} = 0$ , shows that the gain K is proportional to  $(1 + R_2/R_3)$ .

$$V_{OUT} = V_{EB2} + \left(1 + \frac{R_2}{R_3}\right) (\Delta V_{EB}) + V_{OS(out)}$$

where the output-referred offset is

$$V_{OS(out)} = \left(1 + \frac{R_2}{R_3}\right) V_{OS}$$

## 2.4 USE OF OP-AMP IN THE DESIGN

The main principle behind the design of BGR circuit is to add PTAT and CTAT voltage.

To generate a PTAT voltage, a basic principle is shown below. We need two things:

1. The voltage  $V_1 = V_2$
2. The currents in the two branches equal.

The above functions could be performed by:

1. Current Mirror
2. Operational Amplifier.

In case of Current Mirror shown in 2.6, due to Channel length modulation, proper mirroring action could not take place. And also the power supply dependency is more in this case. Hence a better option is to use an op-amp for performing the above two functions.




Figure 2.6: Current Mirroring action

If the op-amp makes the two voltages and the currents equal, then

$$I_1 = I_2$$

$$I_1 = I_s e^{V_1/V_T}$$

$$I_2 = n I_s e^{V_3/V_T}$$

$$V_3 = V_T \ln \frac{I_2}{n I_s}$$

$$V_1 = V_T \ln \frac{I_1}{I_s}$$

$$V_1 - V_3 = V_T \ln(n)$$

(2.6)

where  $V_T = \frac{KT}{q}$




Figure 2.7: Use of Op-amp in BGR

A op-amp has been used in negative feedback which forces its inputs to be equal.

$$V_1 = V_2$$

Hence from equation 2.6,

$$V_2 - V_3 = V_T \ln(n)$$

Hence  $V_2 - V_3$  is a PTAT voltage, ie, the voltage across the resistor  $R_0$  is a PTAT voltage.


Thus the op-amp makes the drain voltage of  $M_1$  and  $M_2$  equal and hence proper mirroring of currents take place here and a PTAT voltage is generated.

## CHAPTER 3

### OPERATIONAL AMPLIFIER

The operational amplifier also fondly known as OPAMP, one of the earliest and most used component in AIC design. These building blocks have a property of high forward gain and in negative feedback configuration so that when negative feedback is applied, the closed loop transfer function is practically independent of the gain of the op-amp. One of the most popular and important op-amps is a two- stage op-amp. This is a simple yet robust implementation of an op-amp and second, it can be used as the starting point for the development of other types of op-amp. The op-amp will be designed and is an integral part of the BGR circuit.

#### 3.1 Two Stage Op-Amp




**Figure 3.1: Block Diagram Of Op-Amp Used in BGR**

The two terminals shown in the above figure by  $v_2$  and  $v_1$  are non-inverting and inverting terminal.

$$V_{out} = A_v(V_2 - V_1)$$





**Figure 3.2: Symbol Of Op-Amp Used In BGR**

Where the notations on the symbol stand for:

- Open- loop Gain  $A_{ol}$
- Non-inverting input  $V_{i+}$
- Inverting input  $V_{i-}$
- Positive Supply Voltage  $V_{dd}$
- Negative supply voltage  $V_{ss}$
- Output Voltage  $V_{out}$

### **3.2 IDEAL OP-AMP**

In the past, most Op-Amps were designed to be used in many applications. This means that they have been designed as general purpose building blocks. The transparent symbol for an ideal Op-Amp is shown below.

An ideal op-amp has the following characteristics:

- Infinite open-loop voltage gain,  $A_{ol} \approx \infty$ .
- Infinite input resistance,  $R_{id} \approx \infty$ .
- Zero output resistance,  $R_o \approx 0$ .
- The output voltage  $V_{out}=0$ ; when  $V_{id} = V_+ - V_- = 0$ .
- Change of output with respect to input, slew rate =  $\infty$ .

- Change in output voltage with Temp.,  $\partial V_o / \partial V_i = 0$

In practice, an Op-Amp with zero and infinite parameters cannot be realized. There are always limitations (e.g., maximum output voltage swing) and trade-offs between the parameters (e.g. the trade-off between open-loop gain and speed) that should be considered during the design process. As a result, there need to be an appropriate specification for each application to device a compromise acceptable for all parameters.

### 3.3 BASIC CHARACTERISTICS OF OP-AMP

Op-Amps cannot be perfect. Due to the circuitry limitations and trade-offs that exist in analogue design there are a number of imperfections in Op-Amps.




Figure 3.3: Symbol Of Practical Op-Amp

#### 3.3.1 Finite Gain

Typically, Op-Amps exhibit open-loop DC gain between 50dB to over 60dB thus a finite gain.

Open loop configuration is the basic op amp without any feedback.  $G_o$  is defined as the ratio of the output voltage to the input voltage without feedback. This is a dimensionless quantity that may be listed on a specification sheet in terms of volts per millivolt (V/mV) or in decibels (dB).

$$G_o = V_{out} / V_{in} \text{ [V/mV]}$$

$$G_o = 20 \log (V_{out} / V_{in} ) \text{ [dB]}$$

### **3.3.2 Finite Input Impedance**

The assumption of infinite input impedance of the Op-Amps stems from the assumption of zero input current for the MOSFETs. Typically, the input impedance of the operational amplifier designed with MOSFETs is within the range of 100 to 1000 Mega Ohms.

### **3.3.3 Non-Zero Output Impedance**

Coming to the output impedance, Op-Amps can be thought of as voltage sources with internal resistance. The voltage drop across the output impedance of the Op-Amp causes power dissipation and delivers less power to the load. The situation is getting worse as the load impedance of the amplifier decreases. However, the use of negative feedback topologies in most applications comes to designer's assistance. Negative feedback lowers the output impedance and reduces output errors accordingly. Typical output impedance for the open-loop operational amplifiers is in the range of 25-100 Ohms which will be much lower when using the Op-Amp in the negative feedback topology (almost a few Ohms). So, the assumption of zero output impedance is quite fair.

### **3.3.4 Output Swing**

Obviously output voltage of the operational amplifier cannot reach to the supply voltages level because of the transistors' overdrive voltages. An amplifier with voltage swing that allows output signal to go very close to supply voltages is called rail-to-rail amplifier. The output swing limits the linearity of the circuits, especially in low voltage applications. One way to reach high output swing is to use fully differential Op-Amps.

### **3.3.5 Input Current**

Input current of the Op-Amps includes biasing current and leakage current of the input transistors. Input current for the MOSFETs is much smaller than BJTs or JFETs and it is about a few Pico amperes. Assuming symmetric circuit and matched input current, error will not be introduced to the differential output of the Op-Amp but it shows itself as a DC offset and limits the output swing. An Op-Amp with a high CMRR can help reducing the offset.

### **3.3.6 Input Offset Voltage**

When no  $i/p$  is applied to the opamp there should be 0 o/p ideally but due to imperfection and mismatches in the internal transistors and resistors of the Op-Amp and can be summed up as a DC voltage source and applied in series to one of the inputs of the Op-Amp.

### 3.3.7 Common-Mode Gain

In An ideal operational amplifier, common-mode gain is zero and the amplifier amplifies only the differential input signal. However, in real amplifiers the voltages that are common to both inputs are amplified to some extent. This amplification is due to imperfections in tail current sources and mismatches between the transistors and resistors of differential pair. The standard measurement factor created to be used when comparing differential circuits is CMRR (Common Mode Rejection Ratio) which can be calculated using this equation:

$$\text{CMRR} = 20 \log (G_0 / G_{\text{cm}}) \text{ dB}$$

CMRR is the ratio of the magnitude of the dc open loop gain,  $|G_0|$ , to the magnitude of the common-mode gain,  $|G_{\text{cm}}|$ .




Figure 3.4: Connections For Common Mode

**Unity Gain Configuration** An amplifier in this configuration has a feedback between inverting input and output terminal while input is connected to the non inverting terminal.




Figure 3.5: Unity Gain Configuration

If the difference between  $V_+$  and  $V_-$  is negligibly small so that  $V_+ = V_-$  we must have:

$$V_{out} = V_{in}$$

### **3.3.8 Input Common Mode Range**

It specifies over what range of common mode voltages the amplifier continues to sense and amplify the difference signal with the same gain.

### **3.3.9 Power-Supply Rejection**

As opposed to the ideal case, supply noises play an important role in real amplifiers. Thus, the performance of amplifier in presence of supply ripples is of concern to many applications, especially mixed-signal applications that often deal with noisy digital supply lines. There is a factor called PSRR determines the ability of Op-Amps to reject the changes in the power supply.


### **3.3.10 Noise**

Noise exists in amplifiers similar to all analogue circuits. The amount of noise puts a specification for minimum input on the requirement list of the amplifier. If the input signal would be less than this minimum, then it cannot be processed safely. This noise mostly consists of thermal noise and flicker noise of the devices in the circuit. Some of these devices contribute more than others, for example input transistors of the Op-Amp. Those devices should be taken care of by widening and applying more bias current.

There is a trade-off between maximum output swing and noise. In order to have more swing, with the same bias current, the overdrive of the transistors can be lowered to allow more swing. As the overdrive voltage goes down, the transconductance of the amplifier increases which causes more drain noise current. For applications with demands on higher gain or bandwidth, noise becomes an important issue.

### **3.3.11 Finite Bandwidth**

The Op-Amp gain calculated at DC will not stay the same at higher frequencies. As the operational frequency of the circuit increases the gain decreases. At first the gain drop is not significant to be considered as system failure, but after the 3-dB frequency the change in DC gain cannot be ignored. In Figure 3.6, the gain characteristic of an Op-Amp is plotted.



**Figure 3.6: Gain Bandwidth Plot Of Op-Amp**

High frequency behaviour of the Op-Amp is critical for many applications, especially for those who need high precision gain. The unity-gain frequency of the operational amplifier, “ $f_u$ ”, the frequency at which gain drops to zero dB, is a good measure of small-signal bandwidth. Today, using CMOS technology, unity-gain frequencies larger than 1GHz can be achieved.

### 3.3.12 Nonlinearity

Nonlinearity exists in all analog circuits including Op-Amps. There are several sources that introduce nonlinearity to the circuit. Transistors of the circuit can be considered as one of the main sources as they are inherently nonlinear devices. This source’s impact on nonlinearity can be controlled by choosing larger transistor or higher overdrive voltage, especially for input transistors which play a significant role in this case. Considering power and area requirements for circuits, one should be cautious about using these approaches on a large scale.

Another source of nonlinearity is the output swing of Op-Amps. The output voltage is limited between a minimum and maximum value near the supply voltages. When the output voltage crosses these boundaries, mostly due to high voltage gain, saturation occurs and causes output signal damage. Slewing can be considered as one of the other sources of nonlinearity. Reaching the maximum changing rate, the Op-Amp’s output voltage will not follow further voltage increase of the input. Internal capacitances are responsible for this effect. The problem can be partly remedied using fully differential circuits in order to suppress second-order harmonics. Furthermore, having higher open-loop gain helps the circuit to have more linearity in closed-loop system.

### 3.3.13 Stability

The phase difference between input and output leads to oscillation if it becomes 180 degrees in a closed-loop configuration. This means that the amplifier is not stable. Even if the


amplifier is stable, it can suffer from ringing which will affect settling time of the Op-Amp. To measure stability of an amplifier, the concept of phase-margin comes to assist.

### 3.3.14 Slew Rate

The maximum rate of change of the Op-Amp's output is called slew rate. It also means the maximum available current to charge the load capacitor. Slew rate (SR) is specified in volts per microsecond (V/μs) and is measured by applying a large step to the input and using the equation below.

$$\frac{dV_{out}}{dt} = SR = \frac{I_{max}}{C_L}$$

When applying a step to the amplifier's input, the step response of the feedback system is proportional to the final output voltage of the system. Therefore, when applying larger steps to the input the output change rate will increase, up to the point where the amplifier enters slewing phase. In slewing phase the load capacitor will be charged by the maximum available current in output stage and the change rate will remain constant (SR). Figure below explains the concept of slewing. It can be seen that increasing the input voltage level wouldn't increase the output change rate after a certain level.



**Figure 3.7: Slewing Effect**

# CHAPTER-4

## DYNAMIC THRESHOLD MOSFET

### 4.1 INTRODUCTION


In 1994, dynamic threshold mosfet (DTMOS) transistor was proposed by Assederaghi et al, As shown in Figure 4.1 take a normal mosfet and just short the gate and body thus turning it into a DTMOS. Thus changing the threshold voltage according to the mode of the working given by eqn (4.1)

Where

$\phi_0$  - total surface band bending,

$\gamma$  - a constant body factor,

$V_{TO}$  - threshold voltage at 0 voltage



**Figure 4.1: DTMOS And Its Symbol**

$$V_{TH} = V_{TO} + \gamma (\sqrt{(\phi_0 + V_{SB})} - \sqrt{\phi_0}) \quad (4.1)$$

and zero bias threshold voltage  $V_{TO}$  is defined by

$$V_{TO} = V_{FB} + \phi_0 + \gamma \sqrt{\phi_0} \quad (4.2)$$

$V_{FB}$  is the flat band voltage and  $\gamma$  is the body effect factor. It is given by

$$\gamma = \frac{\sqrt{2q\epsilon_{SI}N_A}}{C_{ox}} \quad (4.3)$$

usually,


$$\phi_0 = 2\phi_F + \alpha\phi_t \quad (4.4)$$

$\phi_F$  – Fermi level

$\alpha\phi_t$  – constant multiplied by thermal voltage

DTMOS transistor are fabricated just by connecting the gate and the body of the transistor using a metal contact shown in fig 4.2






**Figure4.2: SOI NMOS Transistor Connected In DTMOS**

From Figure 4.2, it is seen that there is a lateral bipolar transistor consisting of two source body and drain body junctions which might latch up and causes very  $I_B$ . A very high  $I_{SB}$  and  $I_{DB}$  is a source of problem. DTMOS is not suitable for voltages over 0.6V. But with the use of extra limiter transistors we could use higher voltage but will affect chip area, robustness, power dissipation thus the performance of the device. So i have used around 0.6 V for each DTMOS used in the circuit.

DTMOS transistor, under the same  $V_{GS}$  voltage behaves as a high-transconductance MOSFET as shown in fig 4.3



**Figure 4.3: The Current Change of DTMOS and MOS Transistors versus  $V_{GS}$**

At low voltages normal transistor work in subthreshold region, this is a power saving region for low frequency mode thus  $I$  is not proportional to  $V^{0.5}$  but exponential given by eqn 4.5

$$I_d = \frac{W}{L} I_{d0} e^{\frac{qV_{GS}}{nkT}} \quad (4.5)$$

We can see from eqn 4.6 that  $g_m$  is proportional to  $I_d$  like BJT thus the ratio between them is given by 4.8 which is highest

$$g_m = \frac{q}{nkT} I_d \quad (4.6)$$

Subthreshold swing (S) can be approximately calculated by the equation in (4.8).

$$S = \left( \frac{\partial \log I_d}{\partial V_{GS}} \right)^{-1} \quad (4.7)$$

$$S = 2.3 \frac{nkT}{q} \quad (4.8)$$




Figure 4.4: Graphical Comparison of Weak And Strong Inversion Models [11].

$$n = \left( \frac{\partial \psi_s}{\partial V_{GB}} \right)^{-1} = 1 + \frac{C_b}{C_{ox}} \quad (4.9)$$

where  $\psi_s$  is surface potential,  $C_b$  and  $C_{ox}$  are capacitances related to body and oxide respectively.

Thus, for mosfet

$$S = 2.3 \left( 1 + \frac{C_b}{C_{ox}} \right) \frac{nkT}{q} \quad (4.10)$$

For DTMOS gate and body are connected thus  $n$  becomes equal to unity exactly like ideal case and  $S$  for DTMOS becomes.

$$S = 2.3 \frac{kT}{q} \quad (4.11)$$

For DTMOS, the drain current is given by 4.12 & 4.13 as follows:

Linear region:

$$I_d = \frac{W}{L} \mu_n C_{ox} \{ (V_G - V_T(V_{BS})) V_{DS} - \frac{m}{2} V_{ds}^2 \} \quad (4.12)$$

Saturation region:

$$I_d = \frac{W}{L} \mu_n C_{ox} (V_G - V_T(V_{BS}))^2 / m \quad (4.13)$$

$$m = 1 + \partial \quad (4.14)$$

$$\partial = - \frac{dV_T}{dV_{BS}} = \frac{1}{C_{ox}} \sqrt{\frac{q\epsilon_{Si}N_A}{2(2\phi_f - V_{BS})}} \quad (4.15)$$

$m$  is the body effect coefficient.

It should be noted that, because the DTMOS transistors are operated by connecting the gate with the substrate, the substrate bias may thus be given as

$$V_{BS} = \alpha V_G \quad (0 \leq \alpha \leq 1) \quad (4.16)$$

The  $\alpha$  is defined as a constant ratio of the dynamical biases between the gate and the substrate.

## 4.2 SMALL SIGNAL MODEL OF DTMOS

DTMOS behaves exactly like mosfet just with the addition of body conductance ( $g_{mb}$ ). Small signal analysis of DTMOS is figure 4.5.




Figure 4.5: Small Signal Analysis of DTMOS

$g_m$  = transconductance of the MOSFET.

$C_{gs}$  = Capacitance between gate and source

$C_{gd}$  = Capacitance between gate and drain

For DTMOS, value of transition frequency is given by 4.17-

$$F_t = \frac{g_m + g_{mb}}{2\pi(C_{gs} + C_{gd})} \quad (4.17)$$

$g_{mb}$  = transconductance due to body terminal

Hence due to increase in the overall transconductance, transition frequency increases and hence the bandwidth of the circuit is increased. In gate-driven technique, the i/p is applied to the gate terminal of MOS; hence only gate transconductance ( $g_m$ ) contributes to the conduction current.

# CHAPTER-5

## ANALYSIS OF OPERATIONAL AMPLIFIER

### 5.1 TWO STAGE OPERATIONAL AMPLIFIER

We have studied two stages of Opamp in this chapter first was differential amplifier and second is common source amplifier now we have to see how to join them as one single stage.

**Table 5.1: Differential Amplifier Parameter**

CIRCUIT ELEMENTS/PARAMETER	PERFORMANCE PARAMETER
$I_0$	SLEW RATE
$M_1, M_2$	GAIN                      BANDWIDTH PRODUCT
$M_3, M_4$	ICMR <sub>+</sub>
$M_5$	ICMR <sub>-</sub>
$M_8$	$I_0$ and $M_5$

The above table 5.1 shows the relationship between circuit parameters of differential amplifier and performance parameters

In general, Op Amps require at least two gain stages which introduce number of poles in the frequency response. Each pole gives  $-90^\circ$  phase shift and causes phase margin to reach  $-180^\circ$ , thus leading to oscillation of the system. To stabilize this we need “compensation”.

#### 5.1.1 FIRST APPROACH (UNCOMPENSATED OPAMP):

They can be joined in a cascade manner firstly the differential amplifier stage then CS amplifier stage.

From small signal figure 5.2 we can see that two poles of the direct connection would be  $1/R_1C_1$  and  $1/R_2C_L$  where  $R_1$  ( $R_2$ ) is the resistance to ground seen from the output of the first (second) stage and  $C_1$  ( $C_2$ ) is the capacitance to ground seen from the output of the first (second) stage  $C_1 = C_{DS2} + C_{DS4} + \text{gate capp of } M_6$  and  $C_L$  is the load capacitance.




Figure 5.1: Uncompensated Operational Amplifier




Figure 5.2: Small Signal Analysis of Uncompensated Opamp




Figure 5.3: Frequency Response of Uncompensated Opamp


The Phase Margin is much less than  $45^\circ$  as can be seen from above figure 5.7. Therefore, before using it in a closed-loop configuration the op amp must be compensated.

### 5.1.2 SECOND APPROACH (COMPENSATED OPAMP)

**MILLER CAPACITANCE**-The more straightforward approach is to make the gain drop faster in order for the phase margin to be less than  $-180^\circ$  at the gain crossover frequency.

Thus, achieving stability by reducing the bandwidth of the amplifier. The most widely used compensation technique in analog circuit and systems design is undoubtedly pole splitting. A miller capacitor is used to split the poles, which causes the dominant pole to move to a much lower frequency and thus reducing the bandwidth and providing ample stability.

Figure 5.4 shows the block diagram of a two-stage operational amplifier employing Miller Compensation or Direct compensation technique. The Op Amp consists of an input differential pair with gain  $A_1$ . The second stage (output stage) is biased from the output of the differential stage and driving a large capacitive load. Before the compensation, the poles of the two stage cascade are given as  $p_1=1/R_1C_1$  and  $p_2 = 1/R_2C_2$ .



**Figure 5.4: Miller Compensation Technique**

In order to achieve dominant pole stabilization of the Op amp, Miller compensation is used to perform pole splitting. A capacitor is placed between the output of the amplifier and the output of the first stage as shown in Figure 5.4 used as a compensator. The capacitor seen at node A due to the miller effect is  $(1+A_2)C_c$ . This kind of compensation splits the two poles apart as shown in Figure 5.11. The dominant pole moves to near origin, hence reducing the bandwidth, while the non-dominant pole is moved to a higher frequency. However the miller capacitor also introduces a zero in right half plane due to the feed forward current from the o/p of the internal stage to o/p of the amplifier. Figure 5.6 shows the small signal model of this technique.




Figure 5.5: Two Stage Compensated Opamp




Figure 5.6: Small Signal Analysis of Two Stage Compensated Opamp

The small signal transfer function for the two stage amplifier with miller compensation is given as

Using KVL equations at node  $V_1$  and  $V_0$

$$\frac{V_1}{sC_1} + \frac{V_1}{R_1} + gm_1 V_{IN} + \frac{V_1 - V_{out}}{sC_c} = 0 \quad (5.1)$$

$$\frac{V_{out} - V_1}{sC_c} + \frac{V_{out}}{R_2} + \frac{V_{out}}{sC_2} + gm_2 V_1 = 0 \quad (5.2)$$

Solving these two equations we get

$$\frac{V_{out}}{V_{IN}} = \frac{gm_1 gm_2 R_1 R_2 (1 - \frac{sC_c}{gm_2})}{s^2 R_1 R_2 (C_1 C_L + C_2 C_c + C_c C_L) + s(R_2(C_c + C_L) + R_1(C_c + C_1) + gm_2 R_1 R_2 C_c) + 1} \quad (5.3)$$

Now  $C_L$  is much greater than  $C_1$  and  $C_c$  is greater than  $C_1$

Thus general form of transfer function would become

$$\frac{V_{out}}{V_{IN}} = \frac{gm_1 gm_2 R_1 R_2 (1 - \frac{s}{z_1})}{(1 - \frac{s}{p_1})(1 - \frac{s}{p_2})} \quad (5.4)$$

Now comparing equation 5.18 and 5.19 we get

$$Z_1 = \frac{gm_2}{C_C} \quad (5.5)$$

The dominant pole is located at


$$p_1 = \frac{-1}{gm_2 R_2 R_1 C_C} \quad (5.6)$$

$$p_2 = \frac{-gm_2}{C_L} \quad (5.7)$$

Gain of overall opamp is

$$A_V = gm_1 gm_2 R_1 R_2 \quad (5.8)$$

$$GBW = A_V p_1 = \frac{gm_1}{C_C} \quad (5.9)$$



**Figure 5.7: Position of Poles After Compensation**

Now performance parameter of the opamp

- 1) **Slew Rate (SR):** it simply tells how quickly an output can change. If we consider a case from figure 5.5 where  $M_1$  is off and  $M_2$  is on then  $M_1$ ,  $M_3$  would have no current flowing and so is  $M_4$  due to current mirror action.  $M_2$  will conduct because of  $C_C$  which would give

$$SR = I_0 / C_C \quad (5.10)$$

Now considering another case in which  $M_2$  is off and  $M_1$  is on so is  $M_3$  and  $M_4$  so here also current will towards  $C_C$  thus giving the same relation as above.

- 2) **Phase Margin:** It should be maintained between 45 deg to 60 deg atleast. For this we have to keep  $p_2$  away from GB for this we assume

$$Z \geq 10 * GB$$

Thus giving

$$P_2 \geq 2.2 * GB \quad (5.11)$$

$$C_C \geq 0.22 C_L \quad (5.12)$$



**Table 5.2: Operational Amplifier Parameters**

CIRCUIT ELEMENTS/PARAMETER	PERFORMANCE PARAMETER
$I_0 = I_5$	SLEW RATE
$M_1, M_2$	GAIN BANDWIDTH PRODUCT
$M_3, M_4$	ICMR <sub>+</sub>
$M_5$	ICMR <sub>-</sub>
$M_6$	Gain, $M_3$ & $M_5$
$M_7$	$M_5$
$C_L$	$C_C$
$C_C$	Phase margin

Table 5.2 gives the relationship between circuit and performance parameters.

Now some general equations used for the analysis and designing of Opamp

Transconductance and aspect ratio of transistor 1 is

$$gm_1 = GBC_C 2\pi \quad (5.13)$$

$$\left(\frac{W}{L}\right)_1 = \frac{gm_1^2}{\mu_n C_{ox} 2I_d} = \left(\frac{W}{L}\right)_2 \quad (5.14)$$

Input common mode (max) range is given by 5.15

$$ICMR_+ \leq V_{D1} + V_{t1} = V_{DD} - \left(\sqrt{\frac{2I_3}{\beta}} + |V_{t3}|\right)_{max} + V_{t1} \quad (5.15)$$

Aspect ratio of transistor 3 is

$$\left(\frac{W}{L}\right)_3 = 2 \frac{I_{D3}}{\mu_p C_{ox} (V_{DD} - ICMR_+ - V_{t3max} + V_{t1min})^2} \quad (5.16)$$

Input common mode (min) range is given by 5.17

$$ICMR_- \geq \sqrt{\frac{2I_{D1}}{\beta_1}} + V_{t1max} + V_{DSAT} \quad (5.17)$$

Aspect ratio of transistor 5 can be found from 5.18

$$I_{D5} = \frac{\mu_n C_{ox} \left(\frac{W}{L}\right)_5}{2} V_{DSAT}^2 \quad (5.18)$$

$$V_{DS3} = V_{gs4} = V_{DS6} = V_{GS3} \quad (5.19)$$

Aspect ratio of transistor 6:

$$\frac{\left(\frac{W}{L}\right)_6}{\left(\frac{W}{L}\right)_4} = \frac{I_6}{I_4} = \frac{g_{m6}}{g_{m4}} \quad (5.20)$$

$$V_{gs5} = V_{gs7} \quad (5.21)$$

Aspect ratio of transistor 5 can be found from 5.22

$$\frac{I_7}{I_5} = \frac{\left(\frac{W}{L}\right)_7}{\left(\frac{W}{L}\right)_5} \quad (5.22)$$

## 5.2 FULL DTMOS OPERATIONAL AMPLIFIER

### Differential Transconductance Stage

Transistors M1, M2, M3 and M4 form the first stage i.e. differential stage. This provides conversion from differential to single ended by use of M3 and M4. The inverting input at M1 and non inverting input at M2 transistor are provided. The differential signal applied will be amplified according to the gain of the differential stage. Transistors M3 and M4 acts as active load transistors i.e. current mirror.

### High Gain Stage

The second stage is the CS amplifier with PMOS M6 acting as amplifier and M7 as NMOS load. This provide additional gain in the amplifier.




Figure 5.8: Proposed Structure Full DTMOS Opamp

## Biasing Circuit

The biasing of the Op Amp is achieved with the help of simple current mirror bias i.e. transistors M5, M7 and M8 which make sure that the transistors are operating in the saturation region. The bias current used here is 30nA.




Figure 5.9: Small Signal Analysis of Proposed Structure - Full DTMOS Opamp

Node equation at  $V_1$

$$\frac{V_1}{\frac{1}{sC_1}} + \frac{V_1}{R_1} + gm_1 V_{IN} + gm_{b1} V_{IN} + \frac{V_1 - V_{out}}{\frac{1}{sC_c}} = 0 \quad (5.23)$$

Node equation at  $V_{out}$

$$\frac{V_{out} - V_1}{\frac{1}{sC_c}} + \frac{V_{out}}{R_2} + \frac{V_{out}}{\frac{1}{sC_2}} + gm_2 V_1 + gm_{b2} V_1 = 0 \quad (5.24)$$

Using these 2 equations we get

$$\frac{V_{out}}{V_{IN}} = \frac{(gm_1 + gm_{b1})gm_2 R_1 R_2 (1 - \frac{sC_c}{gm_2})}{s^2 R_1 R_2 (C_1 C_L + C_2 C_c + C_c C_L) + s(R_2(C_c + C_L) + R_1(C_c + C_1)) + (gm_2 + gm_{b2})R_1 R_2 C_c + 1} \quad (5.25)$$

Now comparing this equation with general equation of transfer function of equation 5.4

$$A_V = (gm_1 + gm_{b1})(gm_2 + gm_{b2})R_1 R_2 \quad (5.26)$$

$$Z_1 = \frac{(gm_2 + gm_{b2})}{C_c} \quad (5.27)$$

The dominant pole is located at

$$p_1 = \frac{-1}{(gm_2 + gm_{b2})R_2 R_1 C_c} \quad (5.28)$$

$$p_2 = \frac{-(gm_2 + gm_{b2})}{C_L} \quad (5.29)$$

$$GBW = A_V p_1 = \frac{(gm_1 + gm_{b1})}{C_c} \quad (5.30)$$

This is the complete analysis of both the opamp

# CHAPTER 6

## DESIGN AND SIMULATION

### 6.1 SIMULATIONS OF TWO STAGE CMOS AMPLIFIER




Figure 6.1: Two Stage CMOS Opamp

Everything is same as the explanation given in chapter 5 for figure 5. Except the bias current used here is 10uA.

#### **SIMULATIONS:**

##### **1) OPEN LOOP DC SIMULATION-**

**OFFSET VOLTAGE-** Ideally when no i/p is given to opamp the o/p should be zero as the difference is zero at the i/p terminal, but there is always some o/p corresponding to that known as offset voltage. Here the offset voltage calculated for the op-amp is 0.04V.






Figure 6.2: DC Characteristic of Two Stage CMOS OPAMP

- 2) **OPEN LOOP AC SIMULATION**- It is done to calculate the gain margin and phase margin of the system. The ratio of the output parameter to the input parameter is defined as gain. Here the input voltage given as sine wave with 1V amplitude. Bandwidth is the maximum allowable range of the frequencies. Here the bandwidth - 21 MHz for unity gain  
 3dB - 30kHz .  
 GAIN=60db  
 Phase margin = 106deg  
 GBP = 21M



**Figure 6.3: AC Characteristic (magnitude) Of Two Stage CMOS OPAMP**




**Figure 6.4: AC Characteristic (phase) Of Two Stage CMOS OPAMP**

3) **CMRR:**

COMMON GAIN ( $A_C$ ) = -3.87 dB

DIFFERENTIAL GAIN( $A_D$ ) = 60db


CMRR=  $A_D - A_C = 63.87$ db



**Figure 6.5: CMRR Of Two Stage CMOS OPAMP**

**4) UNITY GAIN CONFIGURATION PARAMETERS:**

a) **ICMR**- it is found to be  $\pm 1.6V$




**Figure 6.6: ICMR Of Two Stage CMOS OPAMP**


b) **PSRR<sup>+</sup> and PSRR<sup>-</sup>** - For PSRR we give ac supply to  $V_{DD}$  and  $V_{SS}$  for PSRR<sup>+</sup> and PSRR<sup>-</sup> respectively and give input zero.

Values of PSRR<sup>+</sup>=65.23dB

PSRR<sup>-</sup>=81.69dB




**Figure 6.7: PSRR<sup>+</sup> Of Two Stage CMOS OPAMP**



**Figure 6.8: PSRR<sup>-</sup> Of Two Stage CMOS OPAMP**

**c) SLEW RATE:**

Slew rate =  $20.2\text{v}/\mu\text{s}$



**Figure 6.9: Slew Rate Of Two Stage CMOS OPAMP**

**ADVANTAGES**

This opamp provides:

- Open-loop voltage gain is high
- Output swing is rail-to-rail
- Common-mode input range is large

- Only one frequency compensation capacitor
- Transistors are less in number

## 6.2 SIMULATIONS OF TWO STAGE DT MOS OPERATIONAL AMPLIFIER




Figure 6.10: Two Stage DT MOS Opamp

### 1) OPEN LOOP DC SIMULATION-

It is found to be .138V




Figure 6.11: DC characteristics of Two Stage DT MOS Opamp

### 2) OPEN LOOP AC SIMULATION


It is done to find the gain and phase margin of the system.

GAIN=58.2db

Phase margin = 102deg

GBP = 100kHz






**Figure 6.12: AC characteristics of Two Stage DT MOS Opamp**

### 3) CMRR

COMMON GAIN ( $A_C$ ) = -3.5 dB

DIFFERENTIAL GAIN ( $A_D$ ) = 58.2db

CMRR=  $A_D - A_C = 61.7db$




**Figure 6.13: CMRR of Two Stage DT MOS Opamp**

### 4) UNITY GAIN CONFIGURATION SIMULATION


#### a) PSRR<sup>+</sup> and PSRR<sup>-</sup>

PSRR<sup>+</sup> - 66dB

PSRR<sup>-</sup> 78.6dB




**Figure 6.14: PSRR<sup>+</sup> Two Stage DTMOS Opamp**



**Figure 6.15: PSRR<sup>-</sup> of Two Stage DTMOS Opamp**

b) **ICMR**- it is found to be  $\pm 0.7$



**Figure 6.16: ICMR of Two Stage DTMOS Opamp**

c) **SLEW RATE** : it is found to be  $10V/\mu s$




Figure 6.17: Slew Rate of Two Stage DTMOS Opamp

## ADVANTAGES

- As compared to the conventional structure very low bias current is needed
- It proves to be very effective in maintaining the proper balance between various parameters.
- Very low power dissipation.

## 6.3 BGR WITH 2 STAGE CMOS OP-AMP





Figure 6.18: BGR With 2 Stage OP-AMP

Two stage CMOS op-amp shown in fig 6.1 is embedded in this BGR. It can be seen in fig 6.18, this 2 stage CMOS op-amp and its biasing circuitry forms the PTAT and the BJT at output forms the CTAT circuit and combination of both gives the BGR. Fig 6.19 shows the output voltage variation with temperature giving 1.184 V at 0 degree and 1.112 V at 100 degree yielding 1.33% and 7.3% but in mid band it gives a real constant value. Fig 6.20 shows the variation of this output voltage at different values of V<sub>DD</sub> it also gives the output of 1.2 V but it saturates before 1.5 V of V<sub>DD</sub>.

Fig 6.21 shows variation of V<sub>DD</sub> and variation of temperatures simultaneously thus we can say that the value is almost constant near 1.2 V. Fig 6.22 shows with time and temperature variation there is no change in output voltage.



**Figure 6.19: BGR Output Of 2 Stage CMOS OP-AMP With Temperature Variations**

BGR 2 stage opamp with Vdd variation




Figure 6.20: BGR Output Of CMOS OP-AMP With Vdd Variation

BGR cmos opamp Vdd variations at different temperature






Figure 6.21: BGR 2 Stage CMOS OP-AMP Output Vdd Variation At Different Temperatures



**Figure 6.22: Transient Analysis Of Two Stage CMOS At Different Temperature**

## 6.4 BGR WITH TWO STAGE DTMOS OP-AMP


Fig 6.23 shows the modified version of 2 stage cmos op-amp where we have used dtmos, with dtmos added advantage of low power and low values of bias and supply voltages is there. Thus static and dynamic power dissipations are really low.



**Figure 6.23: DTMOS BGR**


Here, also like previous structures dtmos with its bias circuitry, it forms PTAT and the bjt at output forms CTAT. Thus in full it forms BGR. Because of power supply given 1 V it gives voltage below 1V that can be shown in fig 6.24 but the difference between extremes is only 25 mV which is not observed previously. Voltage at 0 degree is 0.960 V and at 100 degree is 0.935 V giving error of 4 and 6.5 % respectively.

BGR with dtmos output




**Figure 6.24: BGR DT MOS Output With Temperature Variations**


BGR dtmos with Vdd variation



**Figure 6.25: DT MOS BGR With VDD Variation**



**Figure 6.26: BGR DT MOS Output VDD Variation With Different Temperatures**



**FIGURE 6.27: BGR DT MOS Transient Analysis At Different Temperatures**

Fig 6.25 and 6.26 are Vdd and time variation at different temperatures are there respectively. There is no such change infact in fig 6.26 we can see it saturates much before 1.5 V which was not observed in any case. And in fig 6.27 we can see there is no diffrence of temperature in transient of output signal.



## CHAPTER 7

### CONCLUSION & FUTURE WORK

In this work, effort is made to understand the basics of Bandgap Reference Circuit and the limitations of conventional BGR are identified that why it is difficult to be used for low supply voltages. The conventional BGR gives output voltage as 1.23 which is equal to bandgap of silicon and hence limited for low supply voltage circuits.

Fig 6.19 shows the output voltage variation with the temperature giving 1.184 V at 0 degree and 1.112 V at 100 degree yielding 1.33% and 7.3% but in mid band it gives a real constant value. Fig 6.20 shows the variation of this output voltage at different values of  $V_{dd}$  it also gives the output of 1.2 V but it saturates before 1.5 V of  $V_{dd}$ . Fig 26 shows variation of  $V_{dd}$  and variation of temperatures simultaneously thus we can say that the value is almost constant near 1.2 V.

Fig 6.23 shows the modified version of 2 stage cmos op amp where we have used dtmos, with dtmos added advantage of low power and low values of bias and supply voltages is there. Thus static and dynamic power dissipations are really low. Voltage at 0 degree is 0.960 V and at 100 degree is 0.935 V giving error of 4 and 6.5 % respectively.

**Table 7.1: Comparison Of All The Variants OF BGR**

<b>BGR CIRCUITS</b>	<b>ERROR AT LOW TEMPERATURE</b>	<b>ERROR AT HIGH TEMPERATURE</b>	<b>SATURATION POINT OF OUTPUT VOLTAGE</b>
BASIC BGR CIRCUIT	5.83%	1.25%	1.75V
BGR USING OPAMP IC 741	0.67%	6.67%	1.5V
BGR USING 2 STAGE OPAMP	1.33%	7.3%	1.5V
BGR USING DTMOS BASED OPAMP	4%	6.5 %	1.22V

Basic BGR circuit and BGR using OPAMP IC 741 simulations are not shown in this thesis

Thus, the circuit can be designed using lower voltages and lower current consumption to give low output voltage and consuming less power.

As future work, I intend to analyse the effects of fabrication process and noise on the proposed Op amp based bandgap reference circuit. Then optimize the circuit for noise protection and load variation as well as fabrication process effects. Moreover, I intend to carry the post layout simulation and study the effect of parasitic elements on the performance of circuit and later design the chip

## **REFERENCES**

- [1] Charalambos M. Andreou, Savvas Koudounas, and Julius Georgiou, "A Novel Wide-Temperature-Range, 3.9 ppm/°C CMOS Bandgap Reference Circuit", IEEE Journal of solid-state circuits, vol. 47, no. 2, pp. 574-581, february 2012.
- [2] Yuji Osaki, Tetsuya Hirose, Nobutaka Kuroki, and Masahiro Numa "1.2-V Supply, 100-nW, 1.09-V Bandgap and 0.7-V Supply, 52.5-nW, 0.55-V Subbandgap Reference Circuits for Nanowatt CMOS LSIs", IEEE Journal of solid-state circuits, vol. 48, no. 6, pp, 1530-1538, june 2013.
- [3] Anne-Johan Annema, George Goksun, "A 0.0025mm<sup>2</sup> Bandgap Voltage Reference for 1.1V Supply in Standard 0.16μm CMOS", IEEE International Solid State Circuits Conference Digest of Technical Papers, ISSCC 2012 / SESSION 21 / analog techniques / 21.4, pp. 364-366.
- [4] Quanzhen Duan and Jeongjin Roh, "A 1.2-V 4.2-ppm/°C High-Order Curvature Compensated CMOS Bandgap Reference", IEEE transactions on circuits and systems-I: regular papers, VOL. 62, NO. 3, pp. 662-670, MARCH 2015.
- [5] Chengyue Yu, Liter Siek, "An Area-Efficient Current-Mode Bandgap Reference With Intrinsic Robust Start-Up Behavior", IEEE transactions on circuits and systems—II: express briefs, vol. 62, no. 10, pp. 937-941, October 2015.
- [6] Charalambos M. Andreou and Julius Georgiou, "An All-subthreshold, 0.75V Supply, 2ppm/°C, CMOS Voltage Reference", IEEE International Symposium On Circuits and System, ISCAS 2013, pp. 1476-1479.
- [7] João Navarro and Eder Ishibe, "A Simple CMOS Bandgap Reference Circuit with Sub-1-V Operation", IEEE International Symposium On Circuits and System, ISCAS 2011, pp. 2289-2292.
- [8] Wen-rui Zhu, Hai-gang Yang, Tong-qiang Gao, "A Novel Low Voltage Subtracting BandGap Reference with Temperature Coefficient of 2.2 ppm/°C", IEEE International Symposium On Circuits and System, ISCAS 2011, pp. 2281-2284.
- [9] Tetsuya Hirose, Ken Ueno, Nobutaka Kuroki, and Masahiro Numa, "A CMOS Bandgap and Sub-Bandgap Voltage Reference Circuits for Nanowatt Power LSIs", IEEE Asian Solid-State Circuits Conference Beijing, China, pp. 1-4, November 8-10, 2010.
- [10] Edward K.F. Lee, "A Low Voltage Low Output Impedance CMOS Bandgap Voltage Reference", IEEE International Symposium On Circuits and System, ISCAS 2013, pp.

1480-1483.

- [11] J. Mahattanakul, "Design Procedure for Two-stage CMOS Operational Amplifier Employing Current Buffer", *IEEE Trans. Circuits Sys. II*, Vol. 52, No. 11, pp. 766-770, Nov. 2005.
- [12] Amana Yadav " International Journal of Engineering Research and Applications (IJERA) " Vol. 2, Issue 5, September- October 2012, pp.647-654 .
- [13] D. R. Holberg and P. E. Allen, "Cmos Analog Circuit Design". Oxford University Press, 2007 pp243-323
- [14] R. Jacob Baker, "CMOS Circuit Design, Layout and Simulation" 2nd edition Wiley Interscience, 2005 pp745-820
- [15] Paul R. Gray, Paul J. Hurst, Stephen H. Lewis and Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits" 5<sup>th</sup> Edition Wiley Publication, 2009 pp 315-321
- [16] Bogoda A. Indika., Shunsuke Okura, Toru Ido, and Kenji Taniguchi, "An Area-Efficient CMOS Bandgap Reference Utilizing a Switched-Current Technique", *IEEE Transactions On Circuits And Systems—II: express briefs*, vol. 57, no. 10, October 2010
- [17] Keith Sanborn, Dongsheng Ma, Vadim Ivanov, "A Sub-1-V Low-Noise Bandgap Voltage Reference", *IEEE Journal of Solid-State Circuits*, vol. 42, no. 11, Nov 2007
- [18] Bolun Zhang, Xiale Cui, Yifan Zhang, Chun Yang, Ying Xiao, and Xinnan Lin, "A 0.8 CMOS Bandgap Voltage Reference Design", *IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)*, pp. 356-359, 2015
- [19] Chun Yang, Xiaole Cui, Bo Wang and Chung Len Lee, "A 1.8ppm/°C Low Temperature Coefficient Curvature Compensated Bandgap for the Low Voltage Application", *IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)*, pp. 1- 2, 2013
- [20] Zhang Shuo, Wang Zongmin, Zhou Liang, Feng Wenxiao and Ding Yang, "A High PSRR Bandgap Voltage Reference with Temperature Curvature Compensation Used for Pipeline ADC", *IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)*, pp. 1-2, 2013
- [21] K. N. Leung, P. K. T. Mok, and C. Y. Leung, "A 2-V 23uA 5.3-ppm/°C curvature compensated CMOS bandgap voltage reference," *IEEE J. Solid-State Circuits*, vol. 38, no. 3, pp. 561–564, Mar. 2003.
- [22] M. Ker and J. Chen, "New curvature-compensation technique for CMOS bandgap reference with sub-1-V operation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 8, pp. 667–671, Aug. 2006.

- [23] G. A. Rincon-Mora and P. E. Allen, "A 1.1-V current-mode and piecewise-linear curvature-corrected bandgap reference," *IEEE J. Solid-State Circuits*, vol. 33, no. 10, pp. 1551–1554, Oct. 1998.
- [24] Y. Jiang and E. K. F. Lee, "Design of low-voltage bandgap reference using transimpedance amplifier," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 47, no. 6, pp. 552–555, Jun. 2000.
- [25] K. N. Leung and K. T. Mok, "A sub-1-V 15- ppm C CMOS bandgap voltage reference without requiring low threshold voltage device," *IEEE J. Solid-State Circuits*, vol. 37, no. 4, pp. 526–530, Apr. 2002
- [26] Y. P. Tsividis, "Accurate analysis of temperature effects in  $I_B - V_{BE}$  characteristics with application to bandgap reference sources," *IEEE J. Solid-State Circuits*, vol. SC-15, no. 6, pp. 1076–1084, Dec. 1980.
- [27] G. A. Rincon-Mora, *Voltage References: From Doides to Precision High-Order Bandgap Circuits*. New York: Wiley-IEEE Press, 2002.
- [28] H. Banba, H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, S. Atsumi, and K. Sakui, "A CMOS bandgap reference circuit with sub-1-V operation," *IEEE J. Solid-State Circuits*, vol. 34, no. 5, pp. 670–674, May 1999
- [29] B. Razavi, *Design of Analog CMOS Integrated Circuits*. New York: McGraw-Hill, 2001
- [30] K. N. Leung and K. T. Mok, "A CMOS voltage reference based on weighted  $\Delta V_{GS}$  for CMOS low-dropout linear regulators," *IEEE J. Solid-State Circuits*, vol. 38, no. 1, pp. 146–150, Jan. 2003.
- [31] F. M. Klaassen and W. Hes, "On the temperature coefficient of the MOSFET threshold voltage," *Solid-State Electron.*, vol. 29, no. 8, pp. 787–789, 1986
- [32] G. Ge, C. Zhang, G. Hoogzaad, and K. A. A. Makinwa, "A single trim CMOS bandgap reference with a 3 $\delta$  inaccuracy of 0.15% from -40°C to 125°C," *IEEE J. Solid-State Circuits*, vol. 46, no. 11, pp. 2693–2701, Nov. 2011
- [33] G. Giustolisi, G. Palumbo, M. Criscione, and F. Cutri, "A low-voltage low-power voltage reference based on subthreshold MOSFETs," *IEEE J. Solid-State Circuits*, vol. 38, no. 1, pp. 151–154, Jan. 2003.
- [34] P. Malcovati, F. Maloberti, C. Fioocchi, and M. Pruzzi, "Curvature-compensated BiCMOS bandgap with 1-V supply voltage," *IEEE J. Solid-State Circuits*, vol. 36, no. 7, pp. 1076–1081, Jul. 2001
- [35] B. Song and P. Gray, "A precision curvature-compensated CMOS bandgap reference,"

- IEEE J. Solid-State Circuits, vol. SC-18, no. 6, pp. 634–643, Dec. 1983.
- [36] M. Gunawan, G. Meijer, J. Fonderie, and J. Huijsing, “A curvature-corrected low-voltage bandgap reference,” IEEE J. Solid-State Circuits, vol. 28, no. 6, pp. 667–670, Jun. 1993.
- [37] C. Y. Leung, K. N. Leung, and P. Mok, “Design of a 1.5-V high-order curvature-compensated CMOS bandgap reference,” in Proc. 2004 Int. Symp. Circuits and Systems, ISCAS’04, May 2004, vol. 1, pp. I-48–I-52, vol. 1.
- [38] G. De Vita and G. Iannaccone, “A sub-1-V, 10 ppm/°C, nanopower voltage reference generator,” IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1536–1542, Jul. 2007
- [39] R.T. Perry, S.H. Lewis, A.P. Brokaw and T.R. Viswanathan, “A 1.4V Supply CMOS Fractional Bandgap Reference,” IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2180–2186, October 2007
- [40] G. Tzanateas, C.A.T. Salama and Y.P. Tsvividis, “A CMOS Bandgap Voltage Reference,” IEEE J. Solid-State Circuits, vol. 14, no. 3, pp. 655–657, February 1979.
- [41] C.J.J. Dachs, Y.V. Ponomarev, P.A. Stolk and A.H. Montree, “Gate Workfunction Engineering for Deep Submicron CMOS,” Proc. ESSDERC, pp. 500–503, September 1999.
- [42] H.W. Huang, C-Y. Hsieh, K-H. Chen and B-Y. Kuo, “A 1V 16.9ppm/°C 250nA Switched-Capacitor CMOS Voltage Reference,” ISSCC Dig. Tech. Papers, pp. 438–439, February 2008.
- [43] K. R. Francisco and J. A. Hora, “Very low bandgap voltage reference with high PSRR enhancement stage implemented in 90 nm CMOS process technology for LDO application,” Proc. IEEE ICEDSA, 2012, pp 216–220.
- [44] A. Boni, “Op-amp and startup circuits for CMOS bandgap references with near 1-V supply,” IEEE J. Solid State Circuits, vol. 37, no. 10, pp. 1339–1343, Oct. 2002.
- [45] Ze-kun Zhou, Pei-sheng Zhu, Yue Shi, Xi Qu, Hui-ying Wang, Xiao-min Zhang, Shi Qiu, Nie Li, Chao Gou, Zhuo Wang, and Bo Zhang, "A Resistorless CMOS Voltage Reference Based on Mutual Compensation of  $V_T$  and  $V_{TH}$ ", IEEE transactions on circuits and systems—ii: express briefs, vol. 60, no. 9, september 2013
- [46] A. Tekin and E. Zencir, “A bias circuit based on resistorless bandgap reference in 0.35- $\mu\text{m}$  SOI CMOS,” in Proc. IEEE 46th Midwest Symp. Circuits Syst., Dec. 2003, vol. 1, pp. 149–152.
- [47] S. Gupte and P. Zode, “Design of resistorless low temperature coefficient band gap reference bias circuit,” in Proc. Int. Conf. Commun. Syst. Netw. Technol., Jul. 2011,

pp. 392–395.

- [48] I. M. Filanovsky and A. Allam, “Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits,” *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 48, no. 7, pp. 876–884, Jul. 2001
- [49] Y. H. Lam and W. H. Ki, “CMOS bandgap references with self-biased symmetrically matched current-voltage mirror and extension of sub-1-V design,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 18, no. 6, pp. 857–865, Jun. 2010.
- [50] Holman, W.T. and J.A. Connelly “A Compact Low Noise Operational Amplifier for a 1.2  $\mu\text{m}$  Digital CMOS Technology”, *IEEE J. Solid-State Circuits* 30.6, pp. 710-714, 1995.
- [51] Borhani, Maryam, and Farhad Razaghian “Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation” *Proceedings of the International MultiConference of Engineers and Computer Scientists*, vol. 2. 2010.
- [52] Assaderaghi F., Parke S. A., Sinitsky D., Bokor J., Ko P. K., Hu C., “Dynamic threshold-voltage MOSFET (DTMOS) for very low voltage operation”, *IEEE Electronic Device Letters*, 15(12), pp. 510-512, 1994
- [53] Assaderaghi F., Sinitsky D., Parke S. A., Bokor J., Ko P. K., Hu. C., “Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage” *VLSI IEEE Transactions on Electron Devices*, 44(3), pp. 414-422, 1997.
- [54] Kaur Tanmeet, Abhilasha Gupta, Ruchi Shukla, and Jasdeep Kaur Dhanoa. "Optimal designs of application specific operational amplifier", 2015 39th National Systems Conference (NSC), 2015.