

**LC LADDER BUTTERWORTH FILTER DESIGN USING
VOLTAGE DIFFERENCING TRANSCONDUCTANCE
AMPLIFIER**

**A DISSERTATION SUBMITTED TOWARDS THE PARTIAL FULFILMENT OF
THE REQUIREMENT FOR THE AWARD OF DEGREE OF**

**MASTER OF TECHNOLOGY
IN
CONTROL & INSTRUMENTATION
(ELECTRICAL ENGINEERING)**

SUBMITTED BY

**SANGITA SARKAR
(2K16/C&I/17)**

UNDER THE SUPERVISION OF

RAM BHAGAT (Associate Professor)

AND

BHAVNESH JAINT (Assistant Professor)



Department of Electrical Engineering

DELHI TECHNOLOGICAL UNIVERSITY

(Formerly Delhi College of Engineering)

Bawana Road, Delhi 110042

2016-2018



DELHI TECHNOLOGICAL UNIVERSITY

Established by Govt. Of Delhi vide Act 6 of 2009
(formerly Delhi College Of Engineering)
Shahbad Daulatpur, Bawana Road, Delhi-110042

CERTIFICATE

This is to certify that the dissertation title “LC LADDER BUTTERWORTH FILTER DESIGN USING VOLTAGE DIFFERENCING TRANSCONDUCTANCE AMPLIFIER” submitted by **Ms. Sangita Sarkar, Roll. No. 2K16/C&I/17** in partial fulfillment for the award of degree of Master Of Technology in “Control and Instrumentation(C&I)”, run by department of Electrical Engineering in Delhi Technological University during the year 2016-2018, is a bonafide record of student’s own work carried out by her under my supervision and guidance in the academic session 2016-2018. To the best of my belief and knowledge the matter embodied in dissertation has not been submitted for the award of any other degree or certificate in this or any other university or institute.

Ram Bhagat

Associate Professor (EE)

Delhi Technological University

Bhavnes Jain

Assistant Professor (EE)

Delhi Technological University

DECLARATION

I hereby declare that all the information in this document has been obtained and presented in accordance with academic rules and ethical conduct. This report is my own work to the best of my belief and knowledge. I have fully cited all material by others which I have used in my work. It is being submitted for the degree of Master of Technology in Control and Instrumentation at Delhi Technological University. To the best of my belief and knowledge it has not been submitted before any degree or examination in any other university.

Sangita Sarkar

M.Tech (C&I)

2k16/C&I/17

Date: July,2018

Place: Delhi Technological University, Delhi

ACKNOWLEDGEMENT

I would like to express my gratitude towards all the people who have contributed their precious time and effort to help me without whom it would not have been possible for me to understand and complete the project.

I would like to thank Mr. Ram Bhagat, Associate Professor of Electrical Engineering Department, DTU and Mrs. Bhavnesh Jaint, Assistant Professor of Electrical Engineering department, DTU, my Project supervisors for the support, motivation and encouragement throughout, the period this work was carried out. Their readiness for consultation at all times, educative comments, concern and assistance even with practical things have been invaluable.

Finally, I want to thank my parents, family and friends for always believing in my abilities and showering their invaluable love and support.

Sangita Sarkar

M.Tech.(C&I)

2K16/C&I/17

ABSTRACT

This paper deals with the LC ladder Butterworth filter design using VDTA. As we know, there are many approaches to realize the LC ladder filter. We have adopted the element replacement method where the inductor in the LC ladder filter is replaced by the active element, i.e. VDTA as inductor cannot be realized physically due to its large size and other complexity associated with it. The non-ideal effect of VDTA is also taken into consideration. The LC ladder filter has an excellent feature of having low sensitivity to parameter variation and Butterworth filter has the maximally flat response in its pass-band so the attenuation or ripple is very less. So, these filters combine the advantages of both features. Here, I have realized low-pass, high-pass, band-pass and band-stop filters using VDTA. Its response curve is observed and transient response of output input has been checked to see the proper working of the filters designed. I also realized the inductor, floating and grounded both, and after checking its inductive equivalent characteristics, then I used it in the main filter design. The power consumption and THD% is also checked in simulation.

CONTENTS

CERTIFICATE	i
DECLARATION	ii
ACKNOWLEDGEMENT	iii
ABSTRACT	iv
CONTENTS	v
LIST OF FIGURES	viii
LIST OF TABLES	xii
LIST OF ABBREVIATIONS	xiii
CHAPTER – 1 INTRODUCTION	1
1.1. INTRODUCTION	1
1.2. ORGANIZATION OF THESIS	2
1.3. STATE OF ART	3
1.4. THESIS OBJECTIVE	5
CHAPTER-2 LITERATURE REVIEW	7
2.1. INTRODUCTION	7
2.2. DIFFERENT RESEARCH METHODOLOGIES FOR LC LADDER FILTER	8
2.2.1. LC LADDER FILTER SIMULATION USING ELEMENT REPLACEMENT METHOD	8
2.2.2. GYRATOR	9
2.2.3. LC LADDER METHODOLOGIES	12

CHAPTER-3 VOLTAGE DIFFERENCING TRANSCONDUCTANCE AMPLIFIER 16

3.1. INTRODUCTION	16
3.2. VDTA (VOLTAGE DIFFERENCING TRANSCONDUCTANCE AMPLIFIER)	17
3.3. CMOS IMPLEMENTATION OF VDTA	19
3.4. VDTA REALIZATION USING OPERATIONAL TRANSCONDUCTANCE AMPLIFIER USING OTA	21
3.5. TRANSFER CHARACTERISTICS	21

CHAPTER-4 REALISATION OF GROUNDED INDUCTOR AND FLOATING INDUCTOR USING VDTA 23

4.1. INTRODUCTION	23
4.2. GROUNDED INDUCTOR USING VDTA	24
4.2.1. NON-IDEALITY AND SENSITIVITY PERFORMANCE FOR GROUNDED INDUCTANCE VICTIMIZATION VDTA	29
4.3. FLOATING INDUCTOR USING VDTA	30
4.3.1. NON-IDEALITY AND SENSITIVITY PERFORMANCE FOR FLOATING INDUCTANCE VICTIMIZATION VDTA	38

CHAPTER-5 LC LADDER FILTER REALIZATION USING VDTA 40

5.1. INTRODUCTION	40
5.2. LC LADDER FILTER DESIGN	40
5.3. SYNTHESIS PROCEDURE	41
5.3.1. TRANSFORMATION OF COMPONENTS	46
5.4. PROJECT WORK	48

5.4.1. THIRD ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	48
5.4.2. FOURTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	54
5.4.3. FIFTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	60
5.4.4. SIXTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	66
5.4.5. SIXTH ORDER LC LADDER BUTTERWORTH HIGHPASS FILTER USING VDTA	73
5.4.6. EIGHTH ORDER LC LADDER BUTTERWORTH BANDPASS FILTER USING VDTA	80
5.4.7. 10TH ORDER LC LADDER BUTTERWORTH BAND REJECT FILTER USING VDTA	85
CHAPTER-6 CONCLUSION AND FUTURE SCOPE	89
REFERENCES	90
APPENDIX	100

LIST OF FIGURES

2.1	GYRATOR	10
2.2	OTA BASED INDUCTOR	11
3.1	CIRCUIT SYMBOL OF VDTA	17
3.2	CMOS IMPLEMENTATION OF VDTA	19
3.3	VDTA REALIZATION USING OTA	21
3.4	TRANSFER CHARACTERISTICS OF VDTA	22
4.1	GROUNDING INDUCTOR USING VDTA	24
4.2	INDUCTOR VS FREQUENCY FOR GROUNDING INDUCTOR USING VDTA	26
4.3	BANDPASS FILTER USING VDTA BASED GROUNDING INDUCTOR	27
4.4	RLC CIRCUIT	27
4.5	FREQUENCY RESPONSE OF BANDPASS FILTER USING VDTA BASED GROUNDING INDUCTOR	28
4.6	NON IDEAL STRUCTURE OF VDTA BASED GROUNDING INDUCTOR	30
4.7	FLOATING INDUCTOR USING VDTA	31
4.8(a)	VDTA BASED FLOATING INDUCTOR WITH V_2 SHORTED i.e. $V_2=0$	32
4.8(b)	VDTA BASED FLOATING INDUCTOR WITH V_1 SHORTED i.e. $V_1=0$	33
4.9	INDUCTANCE VS FREQUENCY FOR VDTA BASED FLOATING INDUCTOR	35
4.10	BANDPASS FILTER USING VDTA BASED FLOATING INDUCTOR	36
4.11	RLC SERIES CIRCUIT	36
4.12	FREQUENCY RESPONSE FOR BANDPASS FILTER USING VDTA BASED FLOATING INDUCTOR	37
4.13	NON IDEAL STRUCTURE OF FLOATING INDUCTOR USING VDTA	39

5.1	DOUBLY RESISTIVELY TERMINATED LC LADDER LOSSLESS FILTER	41
5.2 (a)	LC LADDER LOWPASS FILTER IN GENERALISED FORM (i)	45
5.2 (b)	LC LADDER LOWPASS FILTER IN GENERALISED FORM (ii)	46
5.3	THIRD ORDER LC LADDER BUTTERWORTH LOWPASS FILTER	49
5.4	THIRD ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	51
5.5	FREQUENCY (AC) RESPONSE OF MAGNITUDE GAIN FOR THIRD ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	52
5.6	TRANSIENT RESPONSE FOR INPUT AND OUTPUT FOR THIRD ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	53
5.7(a)	FOURTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER (FOR NORMALISED FREQUENCY $\omega=1\text{rad/sec}$)	55
5.7(b)	FOURTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER (FOR DENORMALISED FOR FREQUENCY $f=10\text{MHz}$)	55
5.8	FOURTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	57
5.9	FREQUENCY (AC) RESPONSE OF MAGNITUDE GAIN FOR FOURTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	58
5.10	TRANSIENT RESPONSE FOR INPUT AND OUTPUT FOR FOURTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	59
5.11(a)	FIFTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER (FOR NORMALISED FREQUENCY $\omega=1\text{rad/sec}$)	60
5.11(b)	FIFTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER (FOR DENORMALISED FOR FREQUENCY $f=10\text{MHz}$)	61
5.12	FIFTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	63
5.13	FREQUENCY (AC) RESPONSE OF MAGNITUDE GAIN FOR FIFTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	64

5.14 TRANSIENT RESPONSE FOR INPUT AND OUTPUT FOR FIFTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	65
5.15.(a) SIXTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER (FOR NORMALISED FREQUENCY $\omega=1\text{rad/sec}$)	67
5.15.(b) SIXTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER (DENORMALISED FOR FREQUENCY $f=10\text{MHz}$)	67
5.16 SIXTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	70
5.17 FREQUENCY (AC) RESPONSE OF MAGNITUDE GAIN FOR SIXTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	71
5.18 TRANSIENT RESPONSE FOR INPUT AND OUTPUT FOR SIXTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA	72
5.19. SIXTH ORDER HIGHPASS FILTER DESIGNED FOR FREQUENCY 10MHz FROM ITS EQUIVALENT LOWPASS PROTOTYPE	74
5.20. 6th ORDER LC LADDER BUTTERWORTH HIGHPASS FILTER USING VDTA	77
5.21 FREQUENCY (AC) RESPONSE OF MAGNITUDE GAIN FOR SIXTH ORDER LC LADDER BUTTERWORTH HIGHPASS FILTER USING VDTA	78
5.22. TRANSIENT RESPONSE FOR INPUT AND OUTPUT FOR SIXTH ORDER LC LADDER BUTTERWORTH HIGHPASS FILTER USING VDTA	79
5.23 8th ORDER BANDPASS FILTER DESIGNED FOR FREQUENCY 10MHz FROM ITS EQUIVALENT LOWPASS PROTOTYPE	81
5.24 8 th ORDER LC LADDER BUTTERWORTH BANDPASS FILTER USING VDTA	82
5.25 FREQUENCY (AC) RESPONSE OF MAGNITUDE GAIN FOR 8th ORDER LC LADDER BUTTERWORTH BANDPASS FILTER USING VDTA	83
5.26 FREQUENCY (AC) RESPONSE OF MAGNITUDE GAIN FOR 8 TH ORDER LC LADDER BUTTERWORTH BANDPASS FILTER USING VDTA(IN LOGARITHMIC SCALE)	84
5.27 10th ORDER BANDREJECT FILTER DESIGNED FOR FREQUENCY 10MHz FROM ITS EQUIVALENT LOWPASS PROTOTYPE	86

5.28 10th ORDER LC LADDER BUTTERWORTH BAND-REJECT FILTER USING
VDTA 87

5.29 FREQUENCY (AC) RESPONSE OF MAGNITUDE GAIN FOR 10th ORDER LC
LADDER BUTTERWORTH BAND-REJECT FILTER USING VDTA 88

LIST OF TABLES

3.1. ASPECT RATIOS OF THE CMOS USED IN VDTA IMPLEMENTATION	22
5.1 TABLE OF ELEMENT VALUES FOR DOUBLY TERMINATED BUTTERWORTH FILTERS FOR N=2 TO N=10 NORMALIZED TO HALF-POWER FREQUENCY OF 1rad/s	45
5.2 LC FILTERS	46

LIST OF ABBREVIATIONS

VDTA - Voltage Differencing Trans-conductance Amplifier

g_m - Trans-conductance gain

Z_{in} - Input Impedance

OTA - Operational Trans-conductance Amplifier

MO-OTA- Multiple Output Operational Trans-conductance Amplifier

VC-Voltage Conveyor

CC- Current Conveyor

DCVC+ - Differential Current Voltage Conveyor

CCII – Second Generation Current Conveyor

DO-CCII- Dual Output Second Generation Current Conveyor

CDBA- Current Differencing Buffered Amplifier

CDTA-Current Differencing Trans-conductance Amplifier

FDNR-Frequency Dependent Negative Resistor

OTRA- Operational Trans-resistor Amplifier

SFG- Signal Flow Graph

L_{equ} – Equivalent Inductance

CFTA- Current Feedback trans-conductance Amplifier

CFOA- Current Feedback Operational Amplifier

OPAMP- Operational Amplifier

FI- Floating Inductor

GI- Grounded Inductor

OMA- Operational Mirrored Amplifier

R- resistor

L- inductor

C- capacitor

I_{in} -Input Current

V_{in} -Input Voltage

CCCI- Current Controlled Conveyor II

Biquad – Biquadratic Filter

CHAPTER – 1

INTRODUCTION

1.1. INTRODUCTION

We use filters generally [1] to select a particular frequency band or reject a particular frequency range. Voltage mode and Current mode filters are getting popularity as it has an excellent feature in terms of low power consumption, less circuitry, less complexity, larger bandwidth and wide dynamic range and linearity. Some of the current mode active building blocks are Current conveyors [2] which combines all three generations and Current Feedback Operational Amplifier.

In past years, many new active building blocks have been introduced which has brought revolution in terms of using less number of components used and also all the other parameters what a designer should take care of to have a performance of good quality. But still there are need of realizing new active building blocks to meet the requirements and specification what a designer is looking for while designing filters and also the advantages in terms of all the features listed above, are also being considered.

Now a days, researchers are giving emphasis on Current Mode Active Building Block as it has overcome the problems associated with the Voltage mode filter design in terms of Bandwidth and slew rate. So, many new prototypes of active building blocks have come into existence in analog filter design, design of sinusoidal oscillator or multi-vibrators. The proposed circuit is basically working on the current mode where the source is the voltage mode based.

The thesis is basically on the analog active block VDTA and how it can be used for LC ladder filter design. VDTA is generally operated at low voltage. In electronic integrated circuit and mobile communication system, it is desired to have a circuit that will exhibit high speed, low power consumption and the ideal performance. So, the analog designers are

trying to design filters to fulfill aforesaid features using LV methodology. The proposed circuit is basically having bulk CMOS driven architecture.

1.2. ORGANIZATION OF THESIS

The thesis is organized as follows:

Chapter one presents the overall introduction regarding the project and offers overall summary regarding a number of the active building blocks. This additionally consists of the objectives of the thesis and organization of the thesis work.

Chapter two presents the literature review that is on the previous work of the research scholars in the relevant field. VDTA is utilized in this thesis for realizing different kind of LC ladder Butterworth filters. This Chapter additionally introduces works outlined to this point.

In Chapter three, the new architecture of Voltage Differencing Trans-conductance amplifier is discussed and DC transfer characteristics of VDTA is also presented. The CMOS implementation is also given here.

In Chapter four, it is focusing on synthesis of floating and grounded inductor that is going to be utilized in LC ladder filter simulation. I adopted the element replacement methodology in simulation of LC ladder filter in which we have a tendency to exploit the idea of gyrator.

In Chapter five, it focuses on the main thesis work i.e. the simulation of various sort of LC ladder Butterworth filter (3rd , 4th , 5th, 6th LC ladder low-pass, 6th order high-pass filter, 8th order band-pass and 10th order band-reject filter). This chapter presents different analysis of the proposed filters.

In Chapter six, the conclusion and future scope are discussed. Different methodologies, which are being adopted and how these methods are having an effect on different parameters of the filters such as noise and also non ideality of the filter, is mentioned.

1.3. STATE OF ART

Due to disadvantages of standard inductors that were utilized in past decades, active element-based inductor came into existence. Throughout the previous few years or say decades, different floating inductors are simulated using different active building blocks. That's the explanation behind replacement of standard inductors by synthesis of passive LC ladder filters. These filters have a unique feature of low sensitivity to parameter variation.

Current conveyors are basically used in analog signal processing in current mode. It was first introduced in late 60's [5]. After some time, second generation current conveyor came [6], and in the middle of 90's, third-generation current conveyor came into existence [7]. Current conveyors have an excellent performance as an amplifier, used in current mode in analog signal processing. These current conveyors gained much popularity compared to the conventional op-amp. It is useful for amplifiers as it does not require high precision passive components and it has the better performance in terms of gain, response, speed, bandwidth and accuracy. In recent year with the growing diffusion of current mode approach as a way to design LV LP circuits, current conveyors have gained an increased popularity.

The necessity of the emergence of a current conveyor, having more than one output, current conveyor with light-emitting diode leads to the invention of DO-CCII (Dual-Output CCII), which is the combination of both positive and negative second generation current conveyors, as it gives the z terminal current in both direction [8]. If each current has identical polarity, the device are essentially leads to the fabrication of Current Follower CCII,(both p and n type wherever p or n symbolizes positive or negative current conveyor) [9]. Other variety is the Differential Voltage Current Conveyor [10], these devices is flexible to be used in any mode of signal processing, be it current mode, voltage mode or mixed mode.

Operational Trans-conductance Amplifier (OTA) [11] falls below one of the mostly used active parts, employed for on-chip module fabrication of filters that exhibit excellent frequency response. This device is essentially a device that based on voltage source and

generates signal in the form of current. Electronic tune-ability can be achieved by adjusting trans-conductance value.

Recently, Multiple Output Operational Transconductance amplifier abbreviated as MO-OTA has been come into existence. It is a replica, described by bipolar OTA and this is very useful for the design of bi-quad filters [12], [13]. But, the shortcomings of these element implementations aren't stressed. Many of such factors have been mentioned in [14]: But, these elements have high sensitivity to the matching error constraints in comparison to those of the conventional ones.

The voltage conveyor (VC) has come into existence in 1981 [15], in the documentation of current conveyors, all varieties of voltage conveyors have been discussed in [15], [16], [17], [18]. The one of the popular Voltage conveyor is positive differential current voltage conveyor (DCVC+) [19] that's usually referred as differentiated and buffered current type of amplifier termed as Current Differencing Buffered Amplifier (CDBA) [20].

By introducing some of changes in CDBA or substituting Voltage Follower by the OTA [21], CDTA has been published [22].

A change has been made on the already existing active building blocks to consider changes in the voltage at the input terminals instead of considering the current, which leads to the introduction of VDTA [23].

Recently, many works were proposed regarding passive ladder filter simulation via employing different active elements discussed so far. Direct simulation by adopting replacement method of either inductor or capacitor by synthesizing it by some of the active block, wave active filter using scattering phenomenon and indirect simulation via Bruton's frequency transformation of passive resistively terminated LC block and its further approach to FDNR implementation, which leads to leap-frog structured filter, is used to realize LC ladder filter.

In such circuits, active parts used are CDBA [24-26], Current Amplifiers [27], Multi-Output CCCII [28], CDTAs [29-31], OTRAs (Operational Trans-resistance Amplifier) [32], Differential Voltage Current Conveyor [33], Second generation current conveyors and

current feedback amplifier [34], [35], DO-OTA (Differential-Output OTAs) [36], MO-OTAs (Multiple-Output OTA) [37], and a combination of conventional Operational Amplifiers and Operational trans-conductance amplifiers [38]. The disadvantage it has is that it leads to the complexity in circuitry. The filter may have a bulk number of components to realize the floating or grounded immittance synthesis technique, which only adds to the complexity to the proposed filter. This problem can be overcome using CBTA to exploit ordinal order of ladder filter realization [39], [40].

The above discussion clearly states crux of simulation of ladder filters exploitation in such a way that it will employ active blocks that might encourage artificial synthesis of passive elements (inductors in most of cases). Throughout this thesis, VDTA is implemented to synthesize the inductor in artificial way, then it is used in LC ladder filter implementation.

1.4. THESIS OBJECTIVE

1. To outline VDTA (Voltage Differencing Trans-conductance Amplifier) for the effective synthesis of filter simulating LC ladder structure. The CMOS implementation of VDTA is adopted and its DC transfer characteristic is determined.
2. The second aim is to perform synthesis. The thesis deals with LC ladder simulation on the principle of element replacement by artificial electrical device (GIC is used basically in this case where GIC is realized with the help of VDTA and in GIC, the input resistance is inversely proportional to the load impedance). The floating inductor is synthesized via newly introduced VDTA that is intended in the first part of the thesis. All the methods are cross-checked in two steps: in the beginning, the theoretical analyses are done. To verify the complicated behavior of the projected circuits, PSPICE simulations are performed in PSpice AD, utilizing transistor-level models of active parts (CMOS during this case). For this,

DC transfer Characteristics are observed and tested with PSPICE to verify the theoretical results with the simulation ones. For all the filters that are simulated in this thesis work, the calculation part is done to get the required cutoff frequency, and it's then matched with the simulation result to envision the error. Our objective is to have the error to be smallest. In filter synthesis, the result of attenuation in the pass-band is taken into account to have the ripple as low as possible so the LC ladder filters, employing the inductor synthesized by VDTA, showing the low sensitivity to component tolerances that is our prime goal to get.

3. To get the proposed floating and grounded inductor that is utilized in LC ladder implementation. For this it's expected to verify whether or not the synthesized component works as inductor or not. It is verified by the behavior of its reactive behavior with the change in frequency. The inductive behavior of the synthesized part by active element can be verified by using it in a RLC circuit in the place of inductor and obtaining its frequency response, that is ought to be just like that of a band pass filter with the desired center frequency and bandwidth.

CHAPTER-2

LITERATURE REVIEW

2.1. INTRODUCTION

Different strategies like element replacement method (it is either synthesized resistance, inductance or capacitor) and wave technique (where scattering parameters are thought of to imagine voltage and current as wave) are prototyped for his or her active LC realization. In the first procedure, a symbolic graph (SFG) is intended from the relationship between voltage and current of this epitome ladder. Lossy and lossless, both type of integrators are used to implement SFG simulation. Lossless integrators is troublesome to comprehend, owing to non-ideal parasitic effect resulted from already used active and passive elements. The complexness of the structure will increase because the order of filter will increase. In the second procedure, part substitution method, the inductors of the filters are substituted by resistance or capacitive simulators using blocks like voltage differencing trans-conductance amplifier (VDTA) [49], current follower trans-conductance amplifier (CFTA) [50] and current backward trans-conductance amplifier (CBTA) [51] and so on. The requirement for floating capacitance in the synthesized filter topology makes the performance of the filter not appropriate in high frequency. In wave filter technique [52,53], that is that the third technique, filter realization depends on the representation of incident and reflected voltage wave that is resolved by explanation and determination of scattering matrix. Every part of element of filter is substituted by its equivalent wave form. The benefits of aforesaid method are—the filter module is standard in design. It also employs solely measuring device that is not lossless in nature. There are options that have light-emitting diode. Researchers want to implement wave active filter structure using different active components. Amplifiers [52, 53], operational trans-conductance amplifier (OTA) [54], CFOA [55], DVCCTA [56], DVCCCTA [57], CCDDCCTA [58], OTRA [59], VDTA [60] are used to design higher order filters being supported by this approach.

Most of the works of LC ladder filter in the literature is subjected to the first design technique adopted by Darlington, Cauer, Bader etc., which might be delineated as follows: ranging from a driving-point resistance of respective LC two-port network or another equivalent demonstration, remove low-order realizable lossless sub-networks. Every sub network is employed to comprehend a selected transmission zero. The strategy of extracting a sub network typically is predicated on the name of the transmission zero that is being extracted. Once every extraction step is finished, the rest resistance is achieved. The entire method is being perennial till the rest resistance becomes exhausted.

2.2. DIFFERENT RESEARCH METHODOLOGIES FOR LC LADDER FILTER

2.2.1. LC LADDER FILTER SIMULATION USING ELEMENT REPLACEMENT METHOD

Element replacement technique is often performed with the help of three methods:

1. Using Gyrator (General Impedance Converter abbreviated as GIC)
2. Gorski-Popiel's Embedding Technique
3. Bruton's FDNR transformation technique

Element replacement technique is performed by replacement of the inductance which might not be realized physically due to its large size and different difficulties that emerge beside it. It is often done either by using Gyrator, where the load resistance is inversely proportional to the supply resistance. Thus, if we use capacitor at the load, we'll get the inductive resistance at the supply terminal. Another approach is FDNR, where we tend to perform scaling of the transfer function by s (simply by dividing) and thereby get the Frequency Dependent Negative Resistance (FDNR), which is realized by VDTA.

A few years back, Reddy [61] presented, which is said to Hilberman's theorem [62], two lossless FI circuits that used 3 op amps. After some times, in [63], Rathore and Singhi

introduced a method to synthesize general floating impedances. Recently, GRM [64] has been devised subjected to adopting FI configuration.

Many approaches are adopted to simulate floating, grounded and FDNR.

Floating and grounded inductors are realized using many different approaches. I adopted the approaches depicted in [65], [66], [67].

The inductances, each floating and grounded are realized. Conjointly, the non ideal implementation of the inductors is also taken into consideration.

2.2.2. GYRATOR

The gyrator, or could also be termed as positive resistance electrical converter, could be a terribly enticing development enforced on two-port, as a result of it are often adopted to simulate inductance. Its image and transmission matrix is represented in Fig. 3.3. This definition of gyrator through its transmission matrix, with $g_1 \neq g_2$ and positive, denotes the active gyrator. However, if $g_1 = g_2 = g$, it refers to the gyrator of having passive two-port. Clearly, the gyrator could be a unreciprocated two-port device, since

$$a_{11}a_{22} - a_{12}a_{21} \neq 1 \quad (2.1)$$

It is necessary for network synthesis from the side that, if it's terminated at port two by a capacitance C_L , the resistance are often seen on port one, consistent with atomic weight. (2.2), is

$$Z_i = G_b s C_L = s \frac{C_L}{g_1 g_2} = s L_{eq} \quad (2.2)$$




Fig.2.1. Gyrator [92]

i.e., the resistance of a similar inductance is given as

$$L_{eq} = \frac{c_L}{g_1 g_2} \tag{2.3}$$

The gyrator is often synthesized using totally different active building blocks. There are several approaches being adopted to simulate inductance. A perfect negative-impedance invertor (Lundry type) that uses a voltage-controlled voltage supply is outlined. This is configured using an operational amplifier in [68].

It's utilized in a mixture of negative-impedance convertors to implement new gyrator circuits. An alternative configuration for a gyrator that is realized from 2 commercially available trans-impedance operational amplifiers (OPAMPs) and three passive elements that is described in [69].

A new resistive capacitive circuit which is active in nature is depicted to get implementd. Floating inductance which is lossless in nature in [70] realized using three opamps as gain summers having magnitude equal to one, three resistors and one capacitance. In contrast to different 3 amplifiers, the new circuit realizes inductance that's controlled through one resistance.

OTA based implementation of inductance is represented in [71]. The parasitic result and open loop information is being taken into account. OTA-based inductance which might be thought of to be each grounded and floating topologies is depicted as shown below in Fig 2.2.




Fig.2.2. OTA Based Inductor [71]

In [72], two structures for realizing inductance, capacitance and frequency-dependent negative resistance (FDNR) simulators (all are floating type), simulated by the passive elements, are being introduced. This can be done by employing the active building block namely modified current feedback operational amplifier (MCFOA). This requires also a very few number of passive components to realize the filter. Proposed floating inductor and Farm Credit System employ a capacitance (basically grounded one) therefore the proposed circuits suited to completely computer circuit (IC) design. Also, the projected circuits does not need any reasonably important passive element matching conditions, therefore reduces matching error and/or cancellation constraints.

Four operational mirrored amplifier (OMA) based floating resistance configurations are presented in [73] that use a minimum range of (three) OMAs in contrast to four OMAs depicted in the antecedently documented circuits, having all advantageous features over its earlier implementation using four OMAs.

Three newly published active RC artificial FIs is described in [74] that depicts lossless floating inductance and series and parallel RL resistance, using current conveyors of second generation (CCII) as major components for this purpose. The unique key-points of this newly introduced prototype is stated as under

1. It is distinctive to already existing typical op-amps for floating inductors, the prototype mentioned in the above discussion don't ought to select element matching to obtain the required realization;
2. All the circuits that have been introduced in the past and also in recent times, the magnitude of inductance is controlled by varying one resistance. Thus electronic tunability and suppleness are often obtained.
3. These circuits employ a very few number of passive elements (generally 2 resistors and a capacitor). Therefore, the circuit complexity is less.

2.2.3. LC LADDER METHODOLOGIES

The objective of the thesis is to simulate LC ladder filter using VDTA. Apart from VDTA, several approaches are done so far using totally different active building block to simulate LC Ladder Butterworth Filter. In [75], the idea of LC Ladder Filter using OTA has been projected. This contributes to a unique feature to reduce noises for the applications which is operated at high frequency to own a better performance.

The step by step procedure for synthesizing low-pass and band-pass ladder filters having leapfrog structure is bestowed in [76]. The projected design uses 2 typical active elements, i.e., employing op-amps and a Current Controlled Conveyor II (CCCII), which does not comprise of any reasonably external passive part.

In [77], Operational Trans-Resistance amplifier (OTRA) based implementation of LC-ladder filter is mentioned. This projected configuration uses a technique that is taken into account to be a scientific approach to the design of LC-ladder filter having leap frog structure. Operational trans-resistor amplifier is essentially an active element having low resistance at both input and output ports. This energized part is often chosen for realizing voltage output filter.

An insight into Butterworth Filter is bestowed in [78] where four parameters in an elaborated way is mentioned i.e. attenuation in pass-band, attenuation in stop band and frequency at which passing and stopping of signal happens.

Switched capacitance filters are being used to simulate LC Ladder Filter as mentioned in [79]. The LC ladder works on primarily by extracting LC network from research tables and reworking it into a similar switched capacitance configuration. It has the advantage is that it has least sensitivity to method variation, however has the disadvantage that it's difficult to design a filter that's not delineated during a look-up table. The strategy is widely used owing to its doubly terminated terminals with resistors. LC ladder structure that focuses on its behavior with respect to the pass-band magnitude sensitivity, though it is observed that this quite often goes beyond normal range by sensitivity in terms of phase i.e. the variation due to the phase change is not of good quality.

Another technique for doubly resistive terminated ladder filters synthesis was bestowed in [80]. Constantinides and Dimopoulos proposed a new method that is predicted on the implementation of voltage mode instead of current mode to realize doubly resistive terminated LC ladder filters. There are a variety of realizations of passive components adopting another technique which are discussed. An elaborated illustration of a 3rd order low-pass filter has been done with the proposed technique and comparison is made with the ideas proposed by Rathor and Khott.

In [81], discussions are made on a scientific approach for designing a wave active filter realization employing voltage differencing trans-conductance amplifier. This structure does not need the use of any resistor. This proposed filter employs only a capacitance that is grounded and conjointly having the feature of electronic tunability of cut-off frequency just by adjusting bias current.

In [82], a scientific technique for explaining the RLC filter has been proposed; which is CFOA based filter employing capacitors. All capacitors are grounded. This filter is useful in current mode analog signal processing. It is based on the operational simulation of filter

where we are more interested in modeling circuit equations and the voltage current relationships of the element. This approach basically focuses on the operation rather than its components. This method can also be utilized in realizing LC ladder filter operated in voltage mode. These filters use a very few number of capacitors that contributes to very less amount to the total capacitance. Such filters are very useful for the design of IC circuits and also contribute to the design of computer architecture.

In [83], it represents a simplified scattering synthesis procedure and its application within the development of a bug for synthesizing LC ladder networks. The new approach relates to the scattering transfer matrix theory that has never been applied earlier to ladder synthesis technique. The primary step during this synthesis procedure is trying to find the determination of a scattering synthesis strategy for choosing the sequence of extracting transmission zero.

In [84], another synthesizing technique is taken into account to simulate LC ladder filter in leap frog structure. The incorporation of general simulations of LC ladder networks offers matched correspondence between reactive components, thereby reducing matching error related constraints. This is achieved by maintaining integrators by introducing special type of “port reciprocators” that depicts the active parts that can be depicted by signal flow graph procedure and a variety of thumb-rules to interconnect the elements constructs a whole active synthesis technique.

In [85], another replacement frequency technique is introduced that is taken into account to be a compensation technique of the second generation current conveyors, that is used to synthesize floating inductor. To obtain the desired electronic tunability of the proposed inductor, a trans-linear CCII is employed where its series parasitic resistance at its X terminal is being compensated to reduce the non-ideality of the filter. After getting the desired frequency characteristics of this prototype, some restrictions have been imposed on frequency of the conventional second generation current conveyor based simulated adjustable floating type of inductor, that doesn't depend upon standardization current, is being analyzed. To root out this drawback, a pole or zero cancellation technique has been

adopted. Hence an external resistor of 650Ω has been used in series and it outlined a negative resistor, suggested by that of the current conveyors. Simulation results exhibit that this cancellation method enhances the standardization range of varying proposed inductor. Moreover, a special arrangement is presented so the cancellation method isn't sensitive to the fluctuation of current that's used for standardization the inductance value.

In [86], some work has been done for having relation between magnitude and phase sensitivity, that is a prime tool to measure in a qualitative manner to see how these parameters have an impact on element variation and parasitic loss due to non-ideal phenomenon associated with the circuit, that may have an effect to get a deviated response from the nominal filter response.

In [87], the popular leap frog structure was no more found useful in designing LC ladder filter as it has the finite range of transmission zeros. This design was having some drawbacks in the application of the strategy to comprehend high pass and band stop filters. Hence, these issues are often sorted through the active RC filter synthesis technique, that is predicated on emulating mesh current of RLC ladder filters. In this work, a singular relevance model that incorporates coupled feed-forward Tow-Thomas bi-quadratic filter is adopted. This design has been used to simulate all categories of LC low pass and high pass ladder filters. All type of filters can easily be realized just by applying the frequency transformation technique implemented on the nominal low pass filter prototypes and frequency scaling are performed afterward to get the frequency range for which the filter is expected to operate.

In [88], a widely known leap frog structure has been projected to simulate LC ladder filter by using MO-CCCII and grounded passive capacitors. Electronic tunability is taken into account and matching constraints is not taken into account for the design part.

CHAPTER-3

VOLTAGE DIFFERENCING TRANSCONDUCTANCE AMPLIFIER

3.1. INTRODUCTION

Active parts have a widespread use in signal processing in analog domain, active filters design, resonators modeling, oscillators and inductance synthesizing etc. Several active parts were used for this purpose due to the fact that they're having vital options with relevancy one another, active i/p and/or o/p terminal having similar or dissimilar options, any of the parameters will be controlled by the adjustment of external voltage or current etc. New approaches are being proposed by researchers with these newly introduced active parts. At present, active parts are being considered under review and several other new parts are being enforced and synthesized. However, the implementation of the newly introduced active parts doesn't seem to be declared. One amongst those newly introduced active parts is VDTA. It may be compared with its typical current mode counterpart, Current Differencing Transconductance Amplifier, where the input is considered to be current signals. CDTA is an antecedently projected non-passive element. In CDTA, difference of input currents (I_p , I_n) is translated to a proportional current via first transconductance g_{m1} at Z port. In VDTA, in the place of input currents, difference of input voltage (V_p , V_n) is being considered. These voltages applied at input terminal is translated to current at the terminal Z by multiplying the difference of voltage with 1st trans-conductance gain g_{m1} and therefore proportional voltage produced at the terminal Z (due to the current at Z terminal) is copied to current at the terminals X+ and X- ports by multiplying it with second trans-conductance gain (g_{m2}). The trans-conductance can be varied by changing external bias currents. If comparisons are made, alternative non-passive building blocks, the advantages VDTA is having is that it offers two completely different values of trans-conductance so many applications like design of bi-quad filters (e.g, KHN Biquads, Tow-Thomas Biquads), oscillator, inductance and FDNR (frequency dependent negative resistor)

circuitry will be made with the help of one active block using one or two capacitors. In alternative words, these implementation need less range of passive parts thereby reducing the circuit complexity and additionally helps in reducing power consumption. Another advantage, this block has is that, it will be used simply at trans-conductance mode applications which implies that voltage is applied at the input terminal and current is taken out from the output terminal. In this paper, an illustration has been stated to show how CMOS can be used to design VDTA. By choosing input terminal voltages, this formation or orientation of VDTA will generate any reasonably normal filter functions. No parameter matching condition is needed in this case.

3.2. VDTA(VOLTAGE DIFFERENCING TRANSCONDUCTANCE AMPLIFIER)

The voltage differencing trans-conductance amplifier (VDTA) is the main active block for designing proposed filter. It was introduced in 2012 by Yesil et al. Its symbol is illustrated in Fig.3.1. The input voltage at P and N terminals (V_P and V_N) are applied and then its difference is taken and it is copied to be current at z terminal (I_z) using 1st trans-conductance (g_{m1}). This trans-conductance is set as per the 1st input bias current (I_{B1}).




Fig.3.1. Circuit Symbol Of VDTA [89]

To make associated degree of extension to the employment of VDTA, the output current, specifically z copy terminal (Z_c) is employed. At Z_c terminal, (I_{zc}) is translated from current at z terminal. The voltage at z terminal (V_z), is translated to be current using second trans-conductance (g_{m2}) that is electronically adjusted by varied I_{B2} . As voltage being the input and current being the output, this active part is attributed to act as a trans-conductance amplifier. The voltage and current relationship at input and output terminal is shown by equivalent (3.1)

$$\begin{bmatrix} I_Z \\ I_{X+} \\ I_{X-} \end{bmatrix} = \begin{bmatrix} g_{m1} & -g_{m1} & 0 \\ 0 & 0 & g_{m2} \\ 0 & 0 & -g_{m2} \end{bmatrix} \begin{bmatrix} V_P \\ V_N \\ V_Z \end{bmatrix} \quad (3.1)$$

which refers to,

$$I_Z = g_{m1}(V_P - V_N) \quad (3.2)$$

$$I_{X+} = g_{m2} V_Z \quad (3.3)$$

$$I_{X-} = -g_{m2} V_Z \quad (3.4)$$

As a consequence, the above describing-equations, the input stage and output stage will be merely employed by floating current sources. As per input terminals, the proportional output current at Z terminal is obtained. The intermediate voltage of Z terminal is then translated to output currents. In this paper, VDTA is thought to be an active analog building block, attributable to the subsequent reasons:

- (i) The straightforward implementation of VDTA using CMOS,
- (ii) There use of two trans-conductance amplifiers that offers resistance less realization,
- (iii) The trans-conductance gain of VDTA which may be modified via varied bias current, thus providing the electronic tunability and suppleness to designed filter.

3.3. CMOS IMPLEMENTATION OF VDTA

The intermediate voltage at Z terminal is copied to output currents. The new CMOS implementation of the VDTA is shown in Fig. 3.2.




Fig 3.2. CMOS Implementation Of VDTA [89]

The above figure demonstrates the CMOS implementation of the VDTA block. NMOS M_1 and M_2 and PMOS M_3 and M_4 form the primary main active part of VDTA. M_1 , M_4 , and M_3 , M_2 forms the first CMOS differential amplifier. Another differential amplifier, that is identical to first differential amplifier by using NMOS M_5 and M_6 and PMOS M_7 and M_8 , is used. The circuit operation starts operating as follows: in the presence of CMOS differential amplifier, the output is obtained at port z, which is mainly due to the difference between the input signals at port p and port n. This is then amplified in the 1st amplifier. The output voltage obtained at port z is then taken to be fed into the secondary amplifier where one terminal that's grounded, guaranteeing that there's no loss in signal. Finally, the amplified output is taken out at port x+ and x-. With the help of differential input voltage, there's an increase in trans-conductance gain in the primary block i.e., g_{m1} gets magnified. There's associated degree of magnified feed of output in the secondary block, is largely due to the secondary trans-conductance g_{m2} , there's final increase in output current as a result of what finally offers associated degree of overall gain and signal amplification.

The newly introduced circuit uses two Arbel-Goldminz trans-conductance. Input and output trans-conductance parameters of VDTA part in the circuit is determined by the trans-conductance of outputs transistors. Associated degree approximation will be written as

$$g_{m1} = \left(\frac{g_3 + g_4}{2} \right) \quad (3.5)$$

$$g_{m2} = \left(\frac{g_5 + g_8}{2} \right)$$

Or,

$$g_{m1} = \left(\frac{g_6 + g_7}{2} \right) \quad (3.6)$$

where g_j is the transconductance value of j th transistor described by

$$g_j = \sqrt{I_{Bj} \mu_j C_{OX} \left[\frac{W}{L} \right]_j} \quad (3.7)$$

μ_j is ($j = n, p$) the quality of the carrier for NMOS (n) and PMOS (p) transistors, C_{OX} is that the capacitance between gate-oxide per unit space, W is that the effective channel-width, L is that the effective channel-length and I_{Bj} is bias current of j^{th} semiconductor.

3.4. VDTA REALIZATION USING OPERATIONAL TRANSCONDUCTANCE AMPLIFIER USING OTA

For the broad perspective, we need to understand the design of VDTA using OPERATIONAL TRANSCONDUCTANCE AMPLIFIER (OTA) as shown in the 3.3.




Fig.3.3. VDTA Realization Using OTA [89]

The output of the primary OTA is thought to be Z terminal of VDTA, current at which is proportional to the differential voltage applied to the non-inverting and inverting terminal of the OTA. This current at Z terminal creates proportional differential voltage that is fed to two alternative OTAs as inputs in second stage and eventually produces I_{x+} and I_{x-} proportional to applied voltage. Throughout the structure, we must always take into account the biasing current that is provided to every OTAs to form the active building block to work properly.

3.5. TRANSFER CHARACTERISTICS

We perform the simulation by PSPICE AD program with TSMC CMOS 0.18 μm method parameters. The aspect ratios of the CMOS transistors used in the design is given in Tab. 1.

Supply voltages are $V_{DD} = -V_{SS} = 0.9\text{ V}$ and $I_{B1} = I_{B2} = I_{B3} = I_{B4} = 150\text{ }\mu\text{A}$ biasing currents which are used. Simulation results depict that this selection yields trans-conductance values of VDTA to be $g_{m1} = g_{m2} = 631.8\text{ }\mu\text{A/V}$. The DC transfer characteristic of I_{X+} and I_{X-} against V_Z for final output stage of projected VDTA is shown in Fig. 3.4.

Transistors	W(μm)	L(μm)
M ₁ , M ₂ , M ₃ , M ₆	3.6	0.36
M ₃ , M ₄ , M ₇ , M ₈	16.64	0.36

TABLE 3.1. Aspect Ratios Of The CMOS Used In VDTA Implementation [89]




Fig. 3.4. Transfer Characteristics Of VDTA

CHAPTER-4

REALISATION OF GROUNDED INDUCTOR AND FLOATING INDUCTOR USING VDTA

4.1. INTRODUCTION

In this chapter, electronically adjustable lossless grounded inductance and floating inductance simulators using active building block Voltage Differencing Trans-conductance amplifier (VDTA) and one capacitor are synthesized.

One of the standard problems in designing frequency (RF) circuits is expounded to the idea of integrated inductors with high quality factor. It's okay with the fact that, using common semiconductor method, it also suffers from comprehending passive inductors that exhibit the same value of quality factor (e.g. $Q > 10$) and high inductance value (e.g. a few nH) in the fabrication method.

In spite of the many circuits and methodologies that were already presented and investigated, the term active (AIs) had appeared in the title in early 70's. Later, economical realizations of selective active filters on semiconductor, i.e., bipolar technology, were projected in 90's.

Many simulated grounded inductors (GI) and Floating Inductors using different active blocks consist of op-amps, CCs, CFOAs, FTFNs, CDBAs, CFTAs, however they suffer from following disadvantages:

1. Demand for additional variety of passive parts,
2. Needs additional variety of active parts,
3. Synthesized inductance is lossy.

Recently VDTA is introduced and it will be operated in each voltage mode and current mode applications. In the following discussion, we will have a review of some important works on grounded and floating inductance using Voltage Differencing Trans-conductance amplifier (VDTA).

4.2. GROUNDED INDUCTOR USING VDTA




Fig. 4.1. Grounded Inductor Using VDTA [90]

The grounded inductance will be accomplished employing a single VDTA and a capacitor. [90].

We have to work out the input resistance of the circuit where V_1 is applied at terminal one. Applying KCL at node one, we have a tendency to get

$$I_1 + I_x = 0$$

i.e.

$$I_x = -I_1 \tag{4.1}$$

We know

$$I_x = -g_{m2}V_Z \quad (4.2)$$

$$\text{Therefore, } I_1 = g_{m2}V_Z \quad (4.3)$$

Now,

$$V_Z = \frac{I_Z}{sC} \quad (4.4)$$

Therefore

$$I_1 = g_{m2} \frac{I_Z}{sC} = \frac{g_{m1}g_{m2}V_p}{sC} = \frac{g_{m1}g_{m2}V_1}{sC} \quad (4.5)$$

So the input impedance,

$$\frac{V_1}{I_1} = \frac{sC}{g_{m1}g_{m2}} \quad (4.6)$$

which is nothing but the expression for inductor,

Where

$$L_{Equ} = \frac{C}{g_{m1}g_{m2}} \quad (4.7)$$

Now the experiment is applied employing a 0.01nF capacitor, we are able to get the magnitude of grounded inductance as

$$L_{Equ} = \frac{C}{g_{m1}g_{m2}} = \frac{0.01nF}{\frac{631\mu A}{V} \times 627 \frac{\mu A}{V}} = 25.27\mu H$$

The simulation of L_{equ} Vs Frequency is shown in Fig 4.2, wherever we have a tendency to get the inductance worth as 25.39 μH .

Error=

$$\frac{25.39 - 25.27}{25.27} \times 100\% = 0.47\%$$




Fig 4.2. Inductor Vs Frequency for Grounded Inductor Using VDTA

Response of the new simulated inductors was verified by SPICE simulations. CMOS-based VDTA from was accustomed confirming the frequency responses of the grounded simulated inductors. The subsequent values were used for grounded inductor: $C_{L2} = 0.01\text{nF}$, $g_{m1} = g_{m2} = 631.7 \mu\text{A/V}$. From the frequency response of the simulated floating inductance (Fig 4.1), the inductance value remains constant up to 10MHz.




Fig 4.3. Band-pass Filter Using VDTA Based Grounded Inductor [66]

Here in fig 4.1, the $L_{equ} = 23.27 \mu H$ as discussed earlier. Now the circuit will be behaved as the RLC circuit shown in figure 4.4, we can have similar circuit just by replacing the inductor by the simulated VDTA based grounded inductor as shown in Fig 4.3.




Fig 4.4. RLC Circuit

The Transfer Function of the circuit shown in Fig 4.4, will be,

$$\frac{V_o(s)}{V_{in}(s)} = \frac{\frac{1}{RC} s}{s^2 + \frac{1}{RC} s + \frac{1}{LC}}$$

Where center frequency, $\omega_0 = \frac{1}{\sqrt{LC}}$ rad/sec

Therefore,

$$f_0 = \frac{1}{2\pi\sqrt{LC_0}} = \frac{1}{2\pi\sqrt{\frac{C_{L2}}{gm_1 gm_2} C_1}}$$

The theoretical value of the band-pass filter is calculated as 14.75MHz

By simulation as shown in Fig 4.5, we get 15.955MHz

So the error will be, $\frac{15.955-14.75}{14.75} \times 100\% = 8.16\%$




Fig 4.5. Frequency Response Of Bandpass Filter Using VDTA Based Grounded Inductor

4.2.1. NON-IDEALITY AND SENSITIVITY PERFORMANCE FOR GROUNDED INDUCTANCE VICTIMIZATION VDTA

Considering VDTA non-ideal parasitic i.e., the finite X-terminal parasitic electrical resistance consisting of a resistance R_x in parallel with capacitance 110 and therefore the parasitic electrical resistance at the Z-terminal consisting of a resistance R_z in parallel with capacitance C_z .

The non-ideal input electrical resistance for the circuit shown in Figure 4.6, is given by

$$Z_{in}(s) = \frac{s(C + C_x) + \frac{1}{R_x}}{s^2 C_z(C + C_x) + s \left\{ \frac{(C + C_x)}{R_z} + \frac{C_z}{R_x} \right\} + \frac{1}{R_x R_z} + g_{m1} g_{m2}} \quad (4.8)$$

From Equation (4.8) a non-ideal equivalent circuit of the grounded inductance is derived that is shown in Fig.4.6.

Where

$$L_{GI} = \frac{(C+C_x)R_x R_z}{1+g_{m1}g_{m2}R_x R_z}, \quad R' = \frac{(C+C_x)R_x R_z}{(C+C_x)R_x + C_z R_z}, \quad C' = \frac{(C+C_x)R_x + C_z R_z}{R_z}, \quad R'' = \frac{R_z}{1+g_{m1}g_{m2}R_x R_z} \text{ and}$$

$$D = (C + C_x)R_x R_z \quad (4.9)$$

From the on top of, the sensitivities of L_{GI} with relevance varied active and passive parts are found to be

$$S_C^{LGI} = \frac{C}{(C+Cx)}, S_{Cx}^{LGI} = \frac{Cx}{(C+Cx)}, S_{R_x}^{LGI} = S_{R_x}^{LGI} = \frac{1}{1+g_{m1}g_{m2}R_xR_z}, S_{g_{m1}}^{LGI} = S_{g_{m1}}^{LGI} = -\frac{g_{m1}g_{m2}R_xR_z}{1+g_{m1}g_{m2}R_xR_z}$$

(4.10)




Fig 4.6. Non Ideal Structure Of VDTA Based Grounded Inductor [66]

4.3. FLOATING INDUCTOR USING VDTA

Floating inductance using VDTA [65] is shown in figure 4.7. The Floating inductance is realized using two VDTA and one single capacitor. The transfer function of floating inductance is illustrated below




Fig 4.7. Floating Inductor Using VDTA [66]

The y matrix of the fig 4.7, is written as

$$I_1 = y_{11}V_1 + y_{12}V_2 \quad (4.11)$$


$$\text{And } I_2 = y_{21}V_1 + y_{22}V_2 \quad (4.12)$$

$$\text{Where } y_{11} = \frac{I_1}{V_1} | V_2 = 0$$

$$y_{12} = \frac{I_1}{V_2} | V_1 = 0$$

$$y_{21} = \frac{I_2}{V_1} | V_2 = 0$$

$$y_{22} = \frac{I_2}{V_2} | V_1 = 0$$


 Fig 4.8(a) VDTA Based Floating Inductor with V_2 Shorted i.e. $V_2=0$

To derive y matrix of the circuit we short V_2 first as shown in figure 4.8(a), so that $V_2=0$.

We need to derive the value of y_{11} and y_{21} .

Applying nodal analysis at node 1 we get ,

$$sC_1 V_N = i_{x+} = g_{m2} V_1$$

Or,

$$V_N = \frac{g_{m2} V_1}{sC_1} \quad (4.13)$$

$$\text{Now, } I_1 = -i_{z1} = g_{m1} V_N = \frac{g_{m1} g_{m2} V_1}{sC} \quad (4.14)$$

$$\text{Therefore } y_{11} = \frac{I_1}{V_1} |_{V_2=0} = \frac{sC}{g_{m1} g_{m2}} \quad (4.15)$$

$$\text{Now } I_2 = -i_{z2} = -g_{m1} V_p \quad (4.16)$$

$$\text{Now } sC V_p = i_{x+} = g_{m2} V_1 \quad (4.17)$$

Or,

$$i_2 = \frac{-g_{m1}g_{m2}V_1}{sC} \quad (4.18)$$

$$\text{Now, } y_{21} = \frac{i_2}{V_1} \Big|_{V_2 = 0} = \frac{sC}{gm_1gm_2} \quad (4.19)$$

Now we short V_1 terminal as shown in figure 4.8(b), so that $V_1=0$. We need to derive y_{12} and y_{22} .




Fig 4.8(b) VDTA Based Floating Inductor With V_1 Shorted i.e. $V_1=0$

Applying nodal analysis at node 1, we get,

$$sCV_P = i_{x-} = -g_{m2}V_2$$

$$\text{Or, } V_P = \frac{-g_{m2}V_2}{sC} \quad (4.20)$$

$$\text{Now, } I_2 = -i_{z2} = -g_{m1}V_P = \frac{gm_1gm_2V_2}{sC} \quad (4.21)$$

$$\text{Therefore } y_{22} = \frac{I_2}{V_2} \Big|_{V_1 = 0} = \frac{sC}{gm_1gm_2} \quad (4.22)$$

$$\text{Now } I_1 = -i_{z1} = g_{m1}V_N \quad (4.23)$$

$$\text{Now } sCV_N = i_{x-} = -g_{m2}V_2 \quad (4.24)$$

$$\text{Or, } i_1 = \frac{-gm_1gm_2V_2}{sC} \quad (4.25)$$

$$\text{Now, } y_{12} = \frac{V_2}{i_1} \Big|_{v_1 = 0} = -\frac{sC}{gm_1gm_2} \quad (4.26)$$

So the y matrix of the circuit in Fig is described as

$$\begin{bmatrix} I1 \\ I2 \end{bmatrix} = \frac{gm_1gm_2}{sC} \begin{bmatrix} +1 & -1 \\ -1 & +1 \end{bmatrix} \begin{bmatrix} V1 \\ V2 \end{bmatrix} \quad (4.27)$$

which proves that the circuit behaves as a floating lossless, that is electronically-controllable inductance with the inductance worth given by g_{m1} and g_{m2} that is controlled by biasing current I_{bias} .

Now the experiment is carried out using a 5pF capacitor. We can get the magnitude of floating inductance as,

$$L_{Equ} = \frac{C}{gm_1gm_2} = \frac{5pF}{\frac{631\mu A}{V} \times 627 \frac{\mu A}{V}} = 12.6\mu H$$

The simulation of L_{equ} Vs Frequency is shown in Fig 4.9, where we get the inductance value as 13.14 μH .

So error=

$$\frac{13.4 - 12.6}{12.6} \times 100\% = 4.28\%$$




Fig 4.9. Inductance Vs Frequency For VDTA Based Floating Inductor

Performance of the new simulated inductors was verified by SPICE simulations. CMOS-based VDTA from [35] was accustomed to confirm the frequency responses of the floating simulated inductors. The subsequent values were used for grounded in addition as floating inductor: $C_1 = 5\text{pF}$, $g_{m1} = g_{m2} = 631.7 \mu\text{A/V}$. From the frequency response of the simulated floating inductance (Figure 4.7), the inductance value remains constant up to 10MHz.




Fig 4.10. Bandpass Filter Using VDTA Based Floating Inductor [66]

Here in fig 4.10, the $L_{equ}=12.6 \mu H$ as discussed earlier is used in band-pass filter configuration. Now the circuit will be behaved as the RLC series circuit shown in figure 4.11.

Whose Transfer Function is written as,

$$\frac{I(s)}{V(s)} = \frac{\frac{1}{L}s}{s^2 + \frac{R}{L}s + \frac{1}{LC}}$$

That is the expression of band pass filter.




Fig 4.11. RLC Series Circuit

Where center frequency $\omega_o = \frac{1}{\sqrt{LC}}$ rad/sec therefore $f_o = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{\frac{C_1}{gm_1 gm_2} C_o}}$

The theoretical value of the band-pass filter is calculated as 14.17MHz

By simulation, we get 12.67MHz as shown in figure 4.12.

So the error will be,

$$\frac{12.67 - 14.17}{14.17} \times 100\% = -10.58\%$$




Fig 4.12. Frequency Response for Band-pass Filter Using VDTA Based Floating Inductor

4.3.1. NON-IDEALITY AND SENSITIVITY PERFORMANCE FOR FLOATING INDUCTANCE VICTIMIZATION VDTA

Considering VDTA non-ideal parasitic i.e., the finite X-terminal parasitic electrical resistance consisting of a resistance R_x in parallel with capacitance 110 and therefore the parasitic electrical resistance at the Z-terminal consisting of a resistance R_z in parallel with capacitance C_z

The non-ideal equivalent circuit of floating inductance of Figure 4.7 is derived from Equation (4.28) and is shown in Figure 4.13. Similarly, for the circuit shown in Figure 4.7, the input-output current and voltage relationships are given by:

$$\begin{aligned}
 & \begin{bmatrix} I1 \\ I2 \end{bmatrix} \\
 &= \frac{gm1gm2}{s(C + 2Cx) + \frac{2}{Rx}} \begin{bmatrix} 1 + \left\{s(C + 2Cx) + \frac{2}{Rx}\right\} \left(sCz + \frac{1}{Rz}\right) & -1 \\ -1 & 1 + \left\{s(C + 2Cx) + \frac{2}{Rx}\right\} \left(sCz + \frac{1}{Rz}\right) \end{bmatrix} \\
 & \begin{bmatrix} V1 \\ V2 \end{bmatrix} \\
 & \quad \quad \quad (4.28)
 \end{aligned}$$

Where

$$L_{FI} = \frac{(C + 2Cx)}{gm1gm2} R = \frac{2}{Rxgm1gm2}$$

The various sensitivities of L_{FI} with respect to active and passive elements are:

$$S_C^{LFI} = \frac{C}{(C + 2Cx)} \quad S_{Cx}^{LFI} = \frac{Cx}{(C + 2Cx)}$$

$$S_{gm1}^{LFI} = -1 \quad S_{Cgm2}^{LFI} = -1$$

(4.29)




Fig 4.13. Non Ideal Structure of Floating Inductor Using VDTA [66]

CHAPTER-5

LC LADDER FILTER REALIZATION USING VDTA

5.1. INTRODUCTION

In the previous chapter we presented the realization as well as floating inductor using active building blocks VDTA.

In the present chapter we have realized 3rd, 4th, 5th, 6th order low-pass and high-pass filters, 8th order band-pass filter and 10th order band reject Butterworth filters. We have adopted the aforesaid filters using synthesis technique described in.

5.2. LC LADDER FILTER DESIGN

The LC ladder filter is having an excellent circuit with very less sensitivity to component tolerances. Because of the low sensitivity to component values that characterizes the doubly terminated LC ladders, these circuits are majorly used in filter applications. LC ladder is used as a model for circuits that employ active elements to simulate inductors, resistors and other elements. To obtain transfer of signal power, the ladder has a source V_s , as a rule with a source resistor R_1 , and is terminated with a load resistor R_2 that dissipates the output signal energy and where the output signal is being measured. We will have keen interest in lossless ladders for the following reasons:

1. Even though the design of LC filters has its roots in antiquity, lossless ladders has its widespread use in this day for high frequency applications or where no power is available to drive the active devices.
2. LC ladder filters form prototype models that are simulated by active circuits, both with discrete components and in fully integrated form on an on-board integrated

circuit chip. The goal is to develop the active circuit in such a way that the simulation inherits the excellent sensitivity properties of lossless passive ladders.

3. Finally if we get success in developing an active simulation of the passive ladder, we will be able to make use of a bulk number of design information and tables that are readily available for LC ladders.

The low sensitivity property that we are interested in is valid for doubly terminated ladders. Sensitivities can be shown to exhibit poor response when either or both terminations are not present for example, source resistance=0 and/or load resistance= ∞ . We therefore are left only with ladders working between two resistors.




Fig 5.1. Doubly Resistively Terminated LC Ladder Lossless Filter [91]

5.3. SYNTHESIS PROCEDURE

In the doubly terminated [91] circuits in Fig 5.1 we have seen the current from the source, I_1 , and its reference flowing direction, and Z_{in} seen as the input impedance of the RLC circuit what consists of the lossless ladder terminated by R_2 . We assume that the circuit is under working condition in sinusoidal steady state. The input impedance is having both a real and imaginary component

$$Z_{in} = R_{in} + jX_{in} \tag{5.1}$$

And the current at the input terminal is

$$I_1 = \frac{V_S}{R_1 + Z_{in}} \tag{5.2}$$

Now since the LC circuit acts as lossless, we may make the average power equating to the circuit, P_1 , equation, to that of the load. Thus,

$$P_1 = R_{in}|I_1(j\omega)|^2 = \frac{|V_2(j\omega)|^2}{R_2} \quad (5.3)$$

Substituting Eq.(2) for I_1 into this equation provides us

$$\frac{R_{in}|V_s(j\omega)|^2}{|R_1+Z_{in}|^2} = \frac{|V_2(j\omega)|^2}{R_2} \quad (5.4)$$

From this equation, we have a tendency to get the magnitude square of the required transfer perform

$$\left| \frac{V_2(j\omega)}{V_s(j\omega)} \right|^2 = |T(j\omega)|^2 = \frac{R_2 R_{in}}{|R_1+Z_{in}|^2} \quad (5.5)$$

To make this expression relate to the transfer function $H(s)$ that we represent to use for LC filter and if we take the ratio of power, we get,

$$|H(j\omega)|^2 = \frac{P_2}{P_{1,max}} = \frac{4R_1}{R_2} \left| \frac{V_2(j\omega)}{V_s(j\omega)} \right|^2 = \frac{4R_1}{R_2} \frac{R_2 R_{in}}{|R_1+Z_{in}|^2} \leq 1 \quad (5.6)$$

With Eq.(1) we obtain,

$$|H(j\omega)|^2 = 1 - \frac{|R_1-Z_{in}|^2}{|R_1+Z_{in}|^2} = 1 - |\rho(j\omega)|^2 \quad (5.7)$$

where the auxiliary function $\rho(s)$ is termed as the reflection coefficient. $P(s)$ is a measure to know how well R_1 and Z_{in} are matched ; we have always $|\rho(j\omega)|^2 \leq 1$ and for matching purpose, $\rho(s)=0$. Evidently, $\rho(s)$ is described as

$$|\rho(j\omega)|^2 = |\rho(s)|\rho(-s)|_{s=j\omega} = \frac{|R_1-Z_{in}|^2}{|R_1+Z_{in}|^2} \quad (5.8)$$

From this equation, we can see that $\rho(s)$ may be separated from $\rho(-s)$ to give the result as

$$\rho(s) = \pm \frac{R_1-Z_{in}(s)}{R_1+Z_{in}(s)} \quad (5.9)$$

Clearly, this equation may be deduced for Z_{in} in terms of $\rho(s)$ and R_1 . The final result is

$$Z_{in} = R_1 \frac{1-\rho(s)}{1+\rho(s)} \quad (5.10)$$

$$\text{Or } Z_{in} = R_1 \frac{1-\rho(s)}{1+\rho(s)} \quad (5.11)$$

Observe that these expressions result into two reciprocal impedances. Now, since ρ is described in terms of the prescribed transfer function H , we have reduced the problem to determining a lossless circuit terminated in a resistor R_2 from a defined Z_{in} . Sidney Darlington (1939) showed in his classic publication that this was always possible, and so the circuit may be designed from a given Z_{in} . To depict the implementation of the strategy, consider the problem to determine circuits which have a Butterworth response where there are equal terminations with $R_1=R_2=1$, a normalized value that may later be magnitude scaled by de-normalizing the element parameters to obtain the desired cutoff or centered frequency.

The Butterworth response is expressed as:

$$|H(j\omega)|^2 = \frac{1}{1+\omega^{2n}} \quad (5.12)$$

Note that this magnitude-squared function is less than or equal to unity and so it satisfies the condition of Eq. (6). Since the magnitude-squared function is

$$|H(j\omega)|^2 = |H(s)H(-s)|_{s=j\omega} \quad (5.13)$$

Then

$$|H(j\omega)|^2 = \frac{K_H}{|D(j\omega)|^2} = \left| \frac{K_H}{D(s)D(-s)} \right|_{s=j\omega} \quad (5.14)$$

The constant K_H relates to the constant K by $K_H = 2 \sqrt{\frac{R_1}{R_2}} K$, and $D(s)$ is known from our study of the Butterworth response function.

We may determine from Eq. (5.7) the auxiliary function of Eq.(5.9), We have

$$|\rho(j\omega)|^2 = 1 - \frac{1}{1+\omega^{2n}} = \frac{\omega^{2n}}{1+\omega^{2n}} \quad (5.15)$$

Since

$$\omega^{2n} |_{\omega^2 = -s^2} = s^n (-s)^n \quad (5.16)$$

We see that

$$\rho(s) = \frac{s^n}{D(s)} \quad (5.17)$$

Substituting this value of $\rho(s)$ into Eqs. (10) and (11), we get,

$$Z_{in} = R_1 \left[\frac{1-\rho(s)}{1+\rho(s)} \right]^{\pm} = R_1 \left[\frac{D(s)-s^n}{D(s)+s^n} \right]^{\pm} \quad (5.18)$$

It is convenient way to normalize the impedance level of the circuit by setting $R_1 = 1\Omega$. The realization of the n-th order transfer function uses exactly n reactance, one for each degree of freedom; such a realization is referred to be canonic. The realization of all pole low-pass filters is always considered as canonic but this is not a generalized case for LC ladders. When we use, Table 5.1, the two resistors are having equal and normalized with respect to the impedance level in that $R_1=R_2=1\Omega$ and with respect to the frequency that is considered to be 3-dB frequency, $\omega_p=1$. If $\alpha_{max} \neq 3\text{dB}$, we have to denormalize the elements to have the Butterworth frequency written as

$$\omega_B = \epsilon^{-\frac{1}{n}} \omega_p \quad (5.19)$$

Table 5.1. Table Of Element Values For Doubly Terminated Butterworth Filters For N=2 To N=10 Normalized To Half-Power Frequency of 1rad/s




Fig 5.2(a) LC Ladder Lowpass Filter In Generalised Form (i) [91]

n	C1	L2	C3	L4	C5	L6	C7	L8	C9	L10
2	1.414	1.414								
3	1.000	2.000	1.000							
4	0.7654	1.848	1.848	0.7654						
5	0.6180	1.618	2.000	1.618	0.6180					
6	0.5176	1.414	1.932	1.932	1.414	0.5176				
7	0.4450	1.247	1.802	2.000	1.802	1.247	0.4450			
8	0.3902	1.111	1.663	1.962	1.962	1.663	1.111	0.3902		
n	L1	C2	L3	C4	L5	C6	L7	C8	L9	C10




Fig 5.2(b) LC Ladder Lowpass Filter In Generalised Form (ii) [91]

5.3.1. TRANSFORMATION OF COMPONENTS

In the case of passive filters [92], as represented above, one will have the denormalized high-pass, band-pass, or band-stop filters by exploiting the antecedently introduced frequency transformations to the normalized low-pass filter prototype.

This approach isn't applicable in the case of active RC filters design apart from the case of getting a high-pass from the normalized low-pass filter. We have a tendency to examine the element substitution in detail as depicted below:

TABLE 5. 2 LC FILTERS

Lowpass-To-Lowpass Transformation $S_n \rightarrow S / \Omega_c$ With Ω_c The Cutoff Frequency

Component	Electrical Resistance	New component value
L_n	$s_n L_n = \frac{s}{\omega_c} L_n$	$L = \frac{L_n}{\omega_c}$
C_n	$\frac{1}{s_n C_n} = \frac{\omega_c}{s C_n}$	$C = \frac{C_n}{\omega_c}$

Lowpass-To-Highpass Transformation $s_n \rightarrow \Omega_c / s$ With Ω_c The Cutoff Frequency

Component	Electrical Resistance	New component value
L_n	$s_n L_n = \frac{\omega_c}{s} L_n$	$C = \frac{1}{\omega_c L_n}$
C_n	$\frac{1}{s_n C_n} = \frac{s}{\omega_c C_n}$	$L = \frac{1}{\omega_c C_n}$

Lowpass-To-Bandpass Transformation $sn \rightarrow \frac{\omega_o}{B} \left(\frac{s}{\omega_o} + \frac{\omega_o}{s} \right)$ With Ω_c The Cutoff Frequency

Component	Electrical Resistance	New component value
L_n	$s_n L_n = \frac{\omega_o}{B} \left(\frac{s}{\omega_o} + \frac{\omega_o}{s} \right) L_n$	Series L & C $L = \frac{L_n}{B}$ and $C = \frac{B}{\omega_o^2 L_n}$
C_n	$\frac{1}{s_n C_n} = \frac{1}{\frac{\omega_o}{B} \left(\frac{s}{\omega_o} + \frac{\omega_o}{s} \right) C_n}$	Parallel L and C $L = \frac{B}{\omega_o^2 C_n}$ and $C = \frac{C_n}{B}$

Lowpass-To-Band Stop Transformation $sn \rightarrow \frac{1}{\frac{\omega_o}{B}(\frac{s}{\omega_o} + \frac{\omega_o}{s})}$ With Ω_c The Cutoff

Frequency

Component	Electrical Resistance	New component value
L_n	$s_n L_n = \frac{1}{\frac{\omega_o}{B} \left(\frac{s}{\omega_o} + \frac{\omega_o}{s} \right)} L_n$	Series L& C $L = \frac{B L_n}{\omega_o^2}$ and $C = \frac{1}{B L_n}$
C_n	$\frac{1}{s_n C_n} = \frac{\frac{\omega_o}{B} \left(\frac{s}{\omega_o} + \frac{\omega_o}{s} \right) \omega_c}{C_n}$	Parallel L and C $L = \frac{1}{B C_n}$ and $C = \frac{B C_n}{\omega_o^2}$

In this thesis work, first low-pass filter is derived, then all the other filters (high-pass, band-pass and band-stop filters) are obtained from its equivalent low-pass filter prototype using the aforesaid frequency translation. The frequency scaling process has also been adopted to get the frequency for which the filters are being designed for (10MHz in this case).

5.4. PROJECT WORK

5.4.1. THIRD ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA

The LC ladder (doubly terminated) that represents a third order low-pass filter (Butterworth) [91] at 1rad/sec is depicted in Fig.5.3, where $R_1=1\Omega$, $C_1=C_2=1F$ and $L=2H$. Let us select a minimum inductance ladder so that the very first and last elements are capacitors. From the table 5.1, we get the value of the elements which is referred to the normalized frequency. But to have frequency scaling we have to de-normalize the elements which depends on source, load resistance and cut-off frequency. Let us consider $\alpha_{max}=0.7$. Therefore $\epsilon = \sqrt{10^{0.07} - 1} = 0.4182$ so that

$$\omega_B = \epsilon^{-\frac{1}{n}} \omega_p = 2 * \pi * (0.4182)^{-1/3} * 10MHz = 84Mrad/sec \text{ therefore } fb=13.37MHz$$

With these numbers, we de-normalize the resistors by multiplying by $1.5K\Omega$ and the inductors and capacitors, by multiplying by,

$$\frac{1.5K\Omega}{84Mrad/sec} = 17.857\mu H \text{ and } \frac{1}{1.5K\Omega \times 84Mrad/sec} = 7.9365pF$$

Therefore, $C_A=C_B=7.9365pF$

$$L_1=2 \times 17.857 \mu H=35.714 \mu H , \text{ therefore, } C_1=g_{m1}g_{m2}L_1 =35.714 \times 631 \mu \frac{A}{V} \times 627 \mu \frac{A}{V} = 15pF$$

Finally replacing the floating inductors L_1 by VDTA based floating inductor presented in chapter, we get the active third order low-pass Butterworth filter as shown in Fig. 5.4.




Fig 5.3. Third Order LC Ladder Butterworth Low-pass Filter

The transfer function of third order low-pass ladder filter is derived as follows:

Applying nodal analysis at node 2, we get

$$\frac{V_1}{sL_1} = \left(sC_2 + \frac{1}{sL_1} + \frac{1}{R_2} \right) V_2$$

(5.20)

Or,

$$V_1 = \frac{s^2 C_2 L_1 + s L_1 + R_2}{R_2} V_2$$

(5.21)

Now applying nodal analysis in node 1 we get,

$$\frac{V_{in}}{R_1} = \left(s C_1 + \frac{1}{s L_1} + \frac{1}{R_1} \right) V_1 - \frac{V_2}{s L_1}$$

(5.22)

Or,

$$\frac{V_{in}}{R_1} = \frac{s^2 L_1 C_1 R_1 + s L_1 + R_1}{s R_1 L_1} V_1 - \frac{V_2}{s L_1}$$

(5.23)

Or, ,

$$\frac{V_{in}}{R_1} = \left(\frac{s^2 C_2 L_1 R_2 + s L_1 + R_2}{R_2} \right) \left(\frac{s^2 L_1 C_1 R_1 + s L_1 + R_1}{s R_1 L_1} \right) V_2 - \frac{V_2}{s L_1}$$

(5.24)

Or,

$$\frac{V_2}{V_{in}} = \frac{L_1 R_1}{s^3 C_1 C_2 L_1^2 R_1 R_2 + s^2 L_1^2 (C_1 R_1 + C_2 R_2) + s \{L_1 R_1 R_2 (C_1 + C_2) + L_1^2\} + L_1 (R_1 + R_2)}$$

(5.25)

which is nothing, but the transfer function of third order LC ladder low-pass filter.




FIG 5.4. Third Order LC Ladder Butterworth Low-pass Filter Using VDTA

By simulation, as shown in Fig.5.5. we get the cutoff frequency to be 13.48MHz.

$$\text{Therefore, error} = \frac{13.48 - 13.37}{13.37} \times 100\% = 0.822\%$$




Fig.5.5. Frequency (Ac) Response Of Magnitude Gain For Third Order LC Ladder Butterworth Low-pass Filter Using VDTA

To study the time domain behavior, input signals comprised of 2 frequencies of 1MHz and amplitude of 500mV is applied. The transient response and its spectrum for input and output are shown in Fig 5.6.




Fig 5.6. Transient Response for Input And Output For Third Order LC Ladder Butterworth Low-pass Filter Using VDTA

The filter parameter is also derived for the cutoff frequency of 10 MHz. The power dissipation for this circuit is $1.08E-03$ Watts, output noise is assumed to be $5.773E-09V/Hz^{1/2}$ and %THD is within $1.614877E+02$ % up to 500 mV p-p.

5.4.2. FOURTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA

The LC ladder (doubly terminated) representing a fourth order low-pass filter (Butterworth) [91] at 1rad/sec is shown in Fig. 5.7(a), Let us choose a minimum inductance ladder so that the first and last elements are capacitors. From the table 5.1, we get the value of the elements referred to the normalized frequency. But to have frequency scaling we have to de-normalize the elements which depends on source, load resistance and cut-off frequency.

Let us consider $\alpha_{\max}=0.7$. Therefore $\varepsilon = \sqrt{10^{0.07} - 1} = 0.4182$ so that

$$\omega_B = \varepsilon^{-\frac{1}{n}} \omega_P = 2 * \pi * (0.4182)^{-1/4} * 10\text{MHz} = 78\text{Mrad/sec} \text{ therefore } f_b = 12.44\text{MHz}$$

With these numbers, we de-normalize the resistors by multiplying by $1.5\text{K}\Omega$ and the inductors and capacitors, by multiplying by,

$$\frac{1.28\text{K}\Omega}{78\text{Mrad/sec}} = 16.4\mu\text{H} \text{ and } \frac{1}{1.28\text{K}\Omega \times 78\text{Mrad/sec}} = 10\text{pF}$$

Therefore, $C_A = 1.848 \times 10\text{pF} = 18.48\text{pF}$ and $C_B = 0.7654 \times 10\text{pF} = 7.654\text{pF}$

$$L_1 = 12.6 \mu\text{H} , \text{ therefore, } C_1 = g_{m1} g_{m2} L_1 = 12.6 \mu\text{H} \times 631 \mu\text{A/V} \times 627 \mu\frac{\text{A}}{\text{V}} = 5\text{pF}$$

$$\text{and } L_2 = 12.6 \mu\text{H} , \text{ therefore, } C_2 = g_{m1} g_{m2} L_2 = 30 \mu\text{H} \times 631 \mu\text{A/V} \times 627 \mu\frac{\text{A}}{\text{V}} = 12\text{pF}$$




Fig 5.7(a) Fourth Order LC Ladder Butterworth Low-pass Filter

(For Normalized Frequency $\omega=1$ rad/sec)




Fig 5.7(b) Fourth Order LC Ladder Butterworth Low-pass Filter

(For De-normalized For Frequency $f=10$ MHz)

The transfer function of forth order LC ladder Butterworth filter is derived as follows:

Applying nodal analysis at node 2 we get,

$$\frac{V_1}{sL_1} = \left(sC_2 + \frac{1}{sL_2} + \frac{1}{R_2} \right) V_2 \quad (5.26)$$

Or ,

$$V_1 = \frac{s^2 C_2 L_2 R_2 + sL_2 + R_2}{R_2} V_2 \quad (5.27)$$

Applying nodal analysis at node 1, we get

$$\frac{V_{in}}{R_1 + sL_1} = \left(sC_1 + \frac{1}{sL_2} + \frac{1}{R_1 + sL_1} \right) V_1 - \frac{V_2}{sL_2} \quad (5.28)$$

Or,

$$\frac{V_{in}}{R_1 + sL_1} = \left(sC_1 + \frac{1}{sL_2} + \frac{1}{R_1 + sL_1} \right) \left(\frac{s^2 C_2 L_2 R_2 + sL_2 + R_2}{R_2} \right) V_2 - \frac{V_2}{sL_2} \quad (5.29)$$

Or,

$$\begin{aligned} & \frac{V_2}{V_{in}} \\ &= \frac{R_2 L_2}{s^4 C_1 C_2 L_1 L_2^2 R_2 + s^3 L_2^2 C_1 (C_2 R_1 R_2 + L_1) + s^2 \{ C_2 L_2 R_2 (L_1 + L_2) + C_1 L_2 (R_1 L_2 + R_2 L_1) + S \{ L_2 R_1 R_2 (C_1 + C_2) + L_2 (L_1 + L_2) \} + L_2 (R_1 + R_2) } \end{aligned} \quad (5.30)$$

The equation is the expression of the transfer function of fourth order low-pass LC ladder Butterworth filter.

Finally in Fig 5.8, replacing the floating inductors L_1 and L_2 by VDTA based floating inductor presented in chapter, we get the active fourth order low-pass Butterworth filter.




Fig.5.8. Fourth Order LC Ladder Butterworth Low-pass Filter Using VDTA

By simulation, as shown in Fig.5.9, we get the cutoff frequency to be 11.8552MHz.

Therefore, error=

$$\frac{11.8552 - 11.91}{11.91} \times 100\% = -0.46\%$$




Fig.5.9. Frequency (Ac) Response Of Magnitude Gain For Fourth Order LC Ladder Butterworth Low-pass Filter Using VDTA

To study the time domain behavior, input signals comprised of 2 frequencies of 1MHz and amplitude of 500mV is applied. The transient response and its spectrum for input and output are shown severally in Fig 5.10.




Fig 5.10. Transient Response for Input And Output For Fourth Order LC Ladder Butterworth Low-pass Filter Using VDTA

The filter parameters is also simulated for the cutoff frequency of 10 MHz. The power dissipation for this circuit is $2.16E-03$ watts, output noise is $5.298E-09$ V/Hz^{1/2} and %THD is within $5.926804E+01$ % up to 500 mV p-p.

5.4.3. FIFTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA

The LC ladder (doubly terminated) representing a fifth order low-pass filter (Butterworth) at [91] 1rad/sec is shown in Fig.5.11(a) where $R_1=1\Omega$, $C_A=C_B=1F$ and $L=2H$. Let us choose a minimum inductance ladder so that the first and last elements are capacitors. From the Table 1. We get the value of the elements referred to the normalized frequency. But to have frequency scaling we have to de-normalize the elements which depends on source, load resistance and cut-off frequency. Let us consider $\alpha_{max}=0.7$. Therefore $\epsilon = \sqrt{10^{0.07} - 1} = 0.4182$ so that

$$\omega_B = \epsilon^{-\frac{1}{n}} \omega_P = 2 * \pi * (0.4182)^{-1/5} * 10MHz = 74.83Mrad/sec \text{ therefore } f_b = 11.91MHz$$

With these numbers, we de-normalize the resistors by multiplying by $1.5K\Omega$ and the inductors and capacitors, by multiplying by,

$$\frac{0.58K\Omega}{74.83Mrad/sec} = 7.8\mu H \text{ and } \frac{1}{0.58K\Omega * 74.83Mrad/sec} = 23pF$$

Therefore, $C_A=C_C=0.618x23pF=14.2pF$ and $C_B=2x23pF=46pF$

$$L_1=L_2=12.6 \mu H , \text{ therefore, } C_1=C_2=g_{m1}g_{m2}L_1 = 12.6 \mu H * 631 \mu A/V * 627 \mu \frac{A}{V} = 5pF$$




Fig 5.11(a) Fifth Order LC Ladder Butterworth Low-pass Filter (For normalized Frequency $\omega=1rad/sec$)




Fig 5.11(b) Fifth Order LC Ladder Butterworth Low-pass Filter

 (For De-normalized For Frequency $f=10\text{MHz}$)

The transfer function of fifth order low-pass Butterworth filter is derived as follows:

At node 3, we get,

$$\frac{V_2}{sL_2} = \left(\frac{1}{R_2} + \frac{1}{sL_2} + sC_3 \right) V_3 \quad (5.31)$$

Or,

$$V_2 = \frac{s^2 L_2 R_2 C_3 + sL_2 + R_2}{R_2} V_3 \quad (5.32)$$

At node 2, we get,

$$\frac{V_1}{sL_1} = \left(sC_2 + \frac{1}{sL_1} + \frac{1}{sL_2} \right) V_2 - \frac{V_3}{sL_2} \quad (5.33)$$

Or,

$$V_1 = \left(s^2 L_1 C_2 + \frac{L_1}{L_2} + 1 \right) V_2 - \frac{L_1}{L_2} V_3 \quad (5.34)$$

Or,

$$\begin{aligned} V_1 &= \left(\frac{s^2 L_2 R_2 C_3 + s L_2 + R_2}{R_2} \right) \left(s^2 L_1 C_2 + \frac{L_1}{L_2} + 1 \right) V_3 - \frac{L_1}{L_2} V_3 \\ &= \frac{s^4 L_1 L_2 C_2 C_3 R_2 + s^3 L_1 C_2 (R_2 + L_2) + s^2 C_3 R_2 (L_1 + L_2) + s(L_1 + L_2) + R_2}{R_2} V_3 \end{aligned} \quad (5.35)$$

At node 1, we get,

$$\frac{V_{in}}{R_1} = \left(\frac{1}{R_1} + \frac{1}{sL_1} + sC_1 \right) V_1 - \frac{V_2}{sL_1} \quad (5.36)$$

Or,

$$\begin{aligned} \frac{V_{in}}{R_1} &= \left(\frac{s^4 L_1 L_2 C_2 C_3 R_2 + s^3 L_1 C_2 (R_2 + L_2) + s^2 C_3 R_2 (L_1 + L_2) + s(L_1 + L_2) + R_2}{R_2} \right) \left(\frac{1}{R_1} \right. \\ &\quad \left. + \frac{1}{sL_1} + sC_1 \right) V_3 - \left(\frac{s^2 L_2 R_2 C_3 + s L_2 + R_2}{R_2} \right) \frac{V_3}{sL_1} \end{aligned} \quad (5.37)$$

Or,

$$\begin{aligned} \frac{V_3}{V_{in}} &= \frac{R_2 L_1}{s^5 C_1 C_2 C_3 L_1^2 L_2 R_2 + s^4 \{L_1 L_2 L_3 C_1 R_2 + C_1 C_2 L_1^2 (R_2 + L_2)\} + s^3 \{L_1 C_2 (R_2 + L_2) + C_1 L_1 C_3 R_2} \\ &\quad (L_1 + L_2) + L_1 L_2 C_2 C_3 R_1 R_2\} + \\ &\quad s^2 \{C_1 L_1 (L_1 + L_2) + R_1 L_1 C_2 (R_2 + L_2) + \\ &\quad L_1 C_3 R_2 (L_1 + L_2)\} + s \{C_1 L_1 R_2 + L_1 (L_1 + L_2) + L_1 C_3 R_1 R_2\} + L_1 (R_1 + R_2)} \end{aligned}$$

(5.38)

This is the expression of transfer function of the fifth order LC ladder low-pass filter. To have Butterworth response the element parameters have been set accordingly.

Finally replacing the floating inductors as shown in Fig 5.12, L_1 and L_2 by VDTA based floating inductor presented in chapter 4, we get the active fifth order low-pass Butterworth filter




Fig 5.12. Fifth Order LC Ladder Butterworth Low-pass Filter Using VDTA

By simulation, as shown in Fig.5.13, we get the cutoff frequency to be 11.8552 MHz.

$$\text{Therefore, error} = \frac{11.8552 - 11.91}{11.91} \times 100\% = -0.46\%$$




Fig 5.13. Frequency (Ac) Response Of Magnitude Gain For Fifth Order LC Ladder Butterworth Low-pass Filter Using VDTA

To study the time domain behavior, input signals comprised of 2 frequencies of 1MHz and amplitude of 500mV is applied. The transient response and its spectrum for input and output are shown in Fig 5.14.




Fig 5.14. Transient Response for Input And Output For Fifth Order LC Ladder Butterworth Low-pass Filter Using VDTA

The filter parameter is also derived for the cutoff frequency of 10 MHz. The power dissipation for this circuit is $2.16E-03$ watts, output noise is $5.298E-09$ V/Hz^{1/2} and %THD is within $5.926804E+01$ % up to 500 mV p-p.

5.4.4. SIXTH ORDER LC LADDER BUTTERWORTH LOWPASS FILTER USING VDTA

The LC ladder (doubly terminated) representing a sixth order low-pass filter (Butterworth) at [91] 1rad/sec is shown in Fig. 5.15(a), where $R_1=1\Omega$, $C_A=C_B=1F$ and $L=2H$. Let us choose a minimum inductance ladder so that the first and last elements are capacitors. From the table 1, we get the value of the elements referred to the normalized frequency. But to have frequency scaling we have to de-normalize the elements which depends on source, load resistance and cut-off frequency. Let us consider $\alpha_{max}=0.7$. Therefore $\epsilon = \sqrt{10^{0.07} - 1} = 0.4182$ so that

$$\omega_B = \epsilon^{-\frac{1}{n}} \omega_P = 2 * \pi * (0.4182)^{-1/6} * 10 \text{MHz} = 72.63 \text{Mrad/sec} \text{ therefore } f_b = 11.56 \text{MHz}$$

With these numbers, we de-normalize the resistors by multiplying by $1.5K\Omega$ and the inductors and capacitors, by multiplying by,

$$\frac{1.8K\Omega}{72.63 \text{Mrad/sec}} = 24.7 \mu H \text{ and } \frac{1}{1.8K\Omega \times 72.63 \text{Mrad/sec}} = 7.65 pF$$

Therefore, $C_A = 1.414 \times 7.65 pF = 10.8 pF$, $C_B = 1.932 \times 7.65 pF = 14.78 pF$ and $C_C = 0.5176 \times 7.65 pF = 3.95 pF$

$$L_1 = 12.8 \mu H, \text{ therefore, } C_1 = g_{m1} g_{m2} L_1 = 12.8 \mu H \times 631 \mu A/V \times 627 \mu \frac{A}{V} = 5 pF$$

$$L_2 = 47.88 \mu H, \text{ therefore, } C_2 = g_{m1} g_{m2} L_2 = 47.88 \mu H \times 631 \mu A/V \times 627 \mu \frac{A}{V} = 18.9 pF$$

$$L_3 = 35 \mu H, \text{ therefore, } C_3 = g_{m1} g_{m2} L_3 = 35 \mu H \times 631 \mu A/V \times 627 \mu \frac{A}{V} = 13.8 pF$$




Fig 5.15(a) Sixth Order LC Ladder Butterworth Low-pass Filter

(For Normalized Frequency $\omega=1\text{rad/sec}$)




Fig 5.15(b) Sixth Order LC Ladder Butterworth Low pass Filter

(De-normalized For Frequency $f=10\text{MHz}$)

The transfer function of sixth order low-pass filter is derived as follows:

At node 3, we get,

$$\frac{V_2}{sL_3} = \left(\frac{1}{R_2} + \frac{1}{sL_3} + sC_3 \right) V_3$$

(5.39)

Or,

$$V_2 = \frac{s^2 C_3 L_3 + s L_3 + R_2}{R_2} V_3 \quad (5.40)$$

At node 2, we get,

$$\frac{V_1}{s L_2} = \left(\frac{1}{s L_2} + \frac{1}{s L_3} + s C_2 \right) V_2 - \frac{V_3}{s L_3} \quad (5.41)$$

Or,

$$\frac{V_1}{s L_2} = \left(\frac{s^2 C_3 L_3 + s L_3 + R_2}{R_2} \right) \left(\frac{1}{s L_2} + \frac{1}{s L_3} + s C_2 \right) V_3 - \frac{V_3}{s L_3} \quad (5.42)$$

Or,

$$V_1 = \frac{S^4 L_2 L_3 C_2 C_3 + s^3 L_2 L_3 C_2 + S^2 (L_2 C_2 R_2 + L_2 C_3 + L_3 C_3) + S (L_2 + L_3) + R_2}{R_2} V_3 \quad (5.43)$$

At node 1, we get,

$$\frac{V_{in}}{R_1 + s L_1} = \left(\frac{1}{R_1 + s L_1} + s C_1 + \frac{1}{s L_2} \right) V_1 - \frac{V_2}{s L_2} \quad (5.44)$$

Or,

$$\begin{aligned}
 & \frac{V_{in}}{R_1 + sL_1} \\
 &= \left(\frac{s^4 L_2 L_3 C_2 C_3 + s^3 L_2 L_3 C_2 + s^2 (L_2 C_2 R_2 + L_2 C_3 + L_3 C_3) + S(L_2 + L_3) + R_2}{R_2} \right) \left(\frac{1}{R_1 + sL_1} \right. \\
 & \left. + sC_1 + \frac{1}{sL_2} \right) V_3 - \left(\frac{s^2 C_3 L_3 + sL_3 + R_2}{R_2} \right) \frac{V_3}{sL_2}
 \end{aligned} \tag{5.45}$$

Or,

$$\begin{aligned}
 & \frac{V_3}{V_{in}} \\
 &= \\
 & \frac{R_2 L_2}{s^6 L_1 L_2^2 L_3 C_1 C_2 C_3 + s^5 L_2^2 L_3 C_1 C_2 (L_1 + R_1 C_3) + s^4 \left\{ \begin{array}{l} L_1 L_2 C_1 (L_2 C_2 R_2 + C_3 L_3 + C_3 L_2) + \\ L_2^2 C_1 R_1 C_2 L_3^2 + \\ L_2 L_3 C_2 C_3 (L_1 + L_2) \end{array} \right\} + \\
 & \quad + \\
 & \quad s^3 \{ L_1 L_2 C_1 (L_2 + L_3) + L_2 C_1 R_1 \\
 & (L_2 C_2 R_2 + L_2 C_3 + L_3 C_3) + L_2 L_3 C_2 (L_1 + L_2) + L_2 L_3 C_2 C_3 R_1 \} + s^2 \{ L_1 L_2 C_1 R_1 + L_2 C_1 R_1 (L_2 + L_3) + \\
 & \quad L_1 (L_2 C_2 R_2 + C_3 L_2) + \\
 & \quad L_2 (L_2 C_2 R_2 + L_2 C_3 + L_3 C_3) + R_1 \\
 & L_2 L_3 C_2 C_3 + s \{ C_1 L_2 R_1 R_2 + L_1 L_2 + L_2^2 + L_2 L_3 + R_1 (L_2 R_2 C_2 + C_3 L_2) \} + L_2 (R_1 + R_2)
 \end{aligned} \tag{5.46}$$

This equation is the expression of the transfer function of the sixth order LC low-pass filter. The element parameters are set so as to get Butterworth response.

Finally in Fig.5.16, replacing the floating inductors L_1 and L_2 by VDTA based floating inductor presented in chapter, we get the active sixth order low-pass Butterworth filter




Fig 5.16. Sixth Order LC Ladder Butterworth Low-pass Filter Using VDTA

By simulation, as shown in Fig.5.17, we get the cutoff frequency to be 11.04MHz.

$$\text{Therefore, error} = \frac{11.0492 - 11.56}{11.56} \times 100\% = -4.4185\%$$




Fig.5.17. Frequency (Ac) Response Of Magnitude Gain For Sixth Order LC Ladder Butterworth Low pass Filter Using VDTA

To study the time domain behavior, input signals comprised of 2 frequencies of 1MHz and amplitude of 500mV is applied. The transient response and its spectrum for input and output are shown in Fig 5.18.




Fig 5.18. Transient Response For Input And Output For Sixth Order LC Ladder Butterworth Low pass Filter Using VDTA

The filter topology is also simulated for the same cutoff frequency of 10 MHz. The power dissipation for this circuit is $3.24E-03$ Watts, output noise is $9.335E-09$ V/Hz^{1/2} and %THD is within $1.974631E+00$ % up to 500 mV p-p.

5.4.5. 6th ORDER LC LADDER BUTTERWORTH HIGHPASS FILTER USING VDTA

We want to design a 6th order LC ladder high-pass filter [91] having high cutoff frequency at 10MHZ.

Let us consider $\alpha_{max}=0.7$. Therefore $\varepsilon = \sqrt{10^{0.07} - 1} = 0.4182$ so that

$$\omega_B = \varepsilon^{-\frac{1}{n}}\omega_P = 2*\pi*(0.4182)^{-1/6} *10\text{MHz} = 72.63\text{Mrad/sec therefore } f_b=11.56\text{MHz}$$


First we determine the frequency transformation to convert the high pass specifications into those of a prototype low-pass. Let us normalize the frequency axis by $\omega_n=2\pi\text{krad/s}$; then it is expected to have the transformation as shown in Fig.5.19.

Now in high-pass specification, the capacitor in low-pass filter C_{lp} is converted to inductor in high-pass filter H_{hp} and inductor in low-pass filter H_{lp} is converted to capacitor in high-pass filter C_{hp} by the relation,

$$H_{hp} = \frac{R}{C_{lp}\omega_B}$$

and

$$C_{hp} = \frac{1}{RL_{lp}\omega_B}$$



FREQUENCY TRANSFORMATION
FROM LOWPASS PROTOTYPE TO HIGHPASS FILTER




Fig.5.19. Sixth Order High-pass Filter Designed For Frequency 10MHz From Its Equivalent Low-pass Prototype

To have 11.56MHz cutoff frequency, I have de-normalized the elements accordingly and used 1.8kΩ doubly terminated resistors at source and load terminals.

The transfer function of the sixth order LC high-pass filter is derived as follows:

At node 3, we get,

$$sC_3V_2 = \left(\frac{1}{R_2} + \frac{1}{sL_3} + sC_3\right)V_3 \quad (5.47)$$

Or,

$$V_2 = \frac{s^2L_3C_3 + sL_3 + R_2}{s^2L_3C_3R_2}V_3 \quad (5.48)$$

At node 2, we get,

$$sC_2V_1 = \left(sC_2 + sC_3 + \frac{1}{sL_2}\right)V_2 - sC_3V_3 \quad (5.49)$$

Or,

$$sC_2V_1 = \left(\frac{s^2L_3C_3 + sL_3 + R_2}{s^2L_3C_3R_2}\right)\left(sC_2 + sC_3 + \frac{1}{sL_2}\right)V_3 - sC_3V_3 \quad (5.50)$$

Or,

$$V_1 = \frac{s^4L_2L_3C_2C_3 + s^3L_3(C_2 + C_3) + s^2\{L_3C_3 + R_2(C_2 + C_3)\} + sL_3 + R_2}{s^4L_2L_3C_2C_3R_2}V_3 \quad (5.51)$$

At node 1, we get,

$$\frac{V_{in}}{R_1 + \frac{1}{sC_1}} = \left(\frac{1}{R_1 + \frac{1}{sC_1}} + \frac{1}{sL_1} + sC_2\right)V_1 - sC_2V_2 \quad (5.52)$$

Or,

$$\begin{aligned}
 & \frac{V_{in}}{R_1 + \frac{1}{sC_1}} \\
 &= \left(\frac{1}{R_1 + \frac{1}{sC_1}} + \frac{1}{sL_1} \right. \\
 & \left. + sC_2 \right) \left(\frac{s^4 L_2 L_3 C_2 C_3 + s^3 L_3 (C_2 + C_3) + s^2 \{L_3 C_3 + R_2 (C_2 + C_3)\} + sL_3 + R_2}{s^4 L_2 L_3 C_2 C_3 R_2} \right) V_3 \\
 & - sC_2 \left(\frac{s^2 L_3 C_3 + sL_3 + R_2}{s^2 L_3 C_3 R_2} \right) V_3
 \end{aligned} \tag{5.53}$$

Or,

$$\begin{aligned}
 & \frac{V_3}{V_{in}} \\
 &= \frac{s^6 L_1 L_2 L_3 C_1 C_2 C_3 R_2}{s^6 \{L_1 L_3 C_1 C_2 R_2 (C_2 + C_3) + L_1 L_2 L_3 C_2 C_3 R_2 (C_1 + C_2) - L_1 L_2 L_3 C_2 C_3 - L_1 L_2 L_3 C_1 C_2 R_1\} + s^5 [L_1 C_1 C_2 R_1 \{C_3 L_3 + R_2 (C_2 + C_3)\} + L_1 L_3 (C_1 + C_2) (C_2 + C_3) + L_2 L_3 C_2 C_3 R_1 - L_1 L_2 L_3 C_2 - L_1 L_2 C_1 C_2 R_1 R_2] + s^4 [L_1 L_3 C_1 C_2 R_1 + L_1 (C_1 + C_2) \{C_3 L_3 + R_2 (C_2 + C_3)\} + L_3 C_1 R_1 (C_2 + C_3) + L_2 L_3 C_2 C_3 - L_1 L_2 C_2 R_2] + s^3 [C_1 C_2 R_1 R_2 + L_1 L_3 (C_1 + C_2) + R_1 C_1 \{C_3 L_3 + R_2 (C_2 + C_3)\} + L_3 (C_2 + C_3)] + s^2 \{L_1 R_2 (C_1 + C_2) + L_3 C_1 R_1 + C_3 L_3 + R_2 (C_2 + C_3)\} + s (C_1 R_1 + L_3) + R_2}
 \end{aligned} \tag{5.54}$$

The equation thus derived is the expression of LC ladder high-pass filter. The element parameters are accordingly set so as to have Butterworth Response.

Now in this design we replace the grounded inductors with VDTA obtained in chapter 5.

The 6th order high-pass filter using VDTA is shown in fig 5.20.




Fig.5.20. 6th Order LC Ladder Butterworth Highpass Filter Using VDTA

Where

$$C_{L1} = g_{m1}g_{m2}L_1 = 6.92\text{pF}$$

$$C_{L2} = g_{m1}g_{m2}L_2 = 5.064\text{pF}$$

$$C_{L3} = g_{m1}g_{m2}L_3 = 18.91\text{pF}$$

By simulation, as shown in Fig.5.21, we get the cut-off frequency to be 12.1032MHz

Therefore the error will be,

=

$$\frac{12.1032 - 11.56}{11.56} \times 100\% = 4.698\%$$




Fig.5.21. Frequency (Ac) Response of Magnitude Gain For Sixth Order LC Ladder Butterworth High-pass Filter Using VDTA

To study the time domain behavior, input signals comprised of 2 frequencies of 1MHz and amplitude of 500mV is applied. The transient response and its spectrum for input and output are shown in Fig 5.22.




Fig 5.22. Transient Response for Input And Output For Sixth Order LC Ladder Butterworth High-pass Filter Using VDTA

The filter topology is also simulated for the same center frequency of 10 MHz. The power dissipation for this circuit is $1.62\text{E-}03$ Watts, output noise is $9.132\text{E-}09$ V/Hz^{1/2} and %THD is within $6.309321\text{E+}01\%$ up to 500 mV p-p.

5.4.6. 8th ORDER LC LADDER BUTTERWORTH BANDPASS FILTER USING VDTA

We want to design a LC ladder band-pass filter [91] having pass-band Centre frequency at 10MHZ and maximally flat pass-band with bandwidth of 5 MHz.


First we determine the frequency transformation to convert the band-pass specifications into those of a prototype low-pass. Let us normalize the frequency axis by $\omega_n=2\pi$ krad/s; then, I have the transformation.

$$S = \frac{1}{B} \frac{s^2 + \omega_o^2}{s}$$

Where B is the bandwidth and ω_o is the center frequency in radian

The band-pass filter which is obtained by transformation is illustrated in fig 5.23

In band-pass filter the inductor in low-pass prototype is replaced with a series branch of inductor and capacitor whose value can be calculated as $L_{series} = \frac{L}{B} x R$ and $C_{series} = \frac{B}{\omega_o^2 L} x \frac{1}{R}$ and the capacitor is replaced with inductor and capacitor in parallel branch as $L_{parallel} = \frac{B}{\omega_o^2 C} x R$ and $C_{parallel} = \frac{C}{B} x \frac{1}{R}$



FREQUENCY TRANSFORMATION
FROM LOWPASS PROTOTYPTE TO BANDPASS FILTER





Fig.5.23. 8th Order Band-pass Filter Designed For Frequency 10MHz From Its Equivalent Low-pass Prototype

Where $L_1=31.18\mu\text{H}$ $L_2=5.5\mu\text{H}$ $L_3=75.3\mu\text{H}$ $L_4=13.3\mu\text{H}$

And $C_1=8.122\text{pF}$ $C_2=45.95\text{pF}$ $C_3=3.36\text{pF}$ $C_4=19\text{pF}$

Now in this design we replace the floating and grounded inductors with VDTA obtained in chapter

The 8th order band-pass filter using VDTA is shown in fig 5.24.




Fig.5.24. 8th Order LC Ladder Butterworth Band-pass Filter Using VDTA

Where

$$C_{L1} = g_{m1}g_{m2}L_1 = 12.33\text{pF}$$

$$C_{L2} = g_{m1}g_{m2}L_2 = 2.18\text{pF}$$

$$C_{L3} = g_{m1}g_{m2}L_3 = 29.79\text{pF}$$

$$C_{L4} = g_{m1}g_{m2}L_4 = 5.26\text{pF}$$

By simulation, as shown in Fig. 5.25 and 5.26, we get the center frequency to be 10MHZ and the bandwidth is 4.712MHz

$$\text{Therefore the error will be} = \frac{4.712-5}{5} \times 100\% = -5.76\%$$




FIG.5.25. Frequency (ω_c) Response Of Magnitude Gain For 8th Order LC Ladder Butterworth Band-pass Filter Using VDTA




Fig. 5.26. Frequency (Ac) Response Of Magnitude Gain for 8th Order LC Ladder Butterworth Band-pass Filter Using VDTA (In Logarithmic Scale)

The filter parameters are also derived for the cutoff frequency of 10 MHz. The power dissipation for this circuit is 3.24E-03Watts, output noise is 1.273E-08V/Hz^{1/2} and %THD is within 5.034543E+03 % upto 500mV p-p.


5.4.7. 10th ORDER LC LADDER BUTTERWORTH BAND REJECT FILTER USING VDTA

We want to design a LC ladder band-stop filter [91] having pass-band Centre frequency at 10MHZ and maximally flat pass-band with bandwidth of 5MHZ.

First we determine the frequency transformation to convert the band-stop specifications into those of a prototype low-pass. Let us normalize the frequency axis by $\omega_n=2\pi$ krad/s; then we have the transformation as shown in Fig 5.27.

In band-stop filter the inductor in low-pass prototype is replaced with inductor and capacitor in parallel branch as $L_{parallel} = \frac{BL}{\omega_0^2} xR$ and $C_{parallel} = \frac{1}{BL} x \frac{1}{R}$ and the capacitor is replaced with a series branch of inductor and capacitor whose value can be calculated as $L_{series} = \frac{1}{BC} xR$ and $C_{series} = \frac{BC}{\omega_0^2} x \frac{1}{R}$.

A notch filter is easily realized with the VDTA and ten external reactive elements (inductors and capacitances) as shown in Figure 5.28 which shows a 10MHZ notch filter.



FREQUENCY TRANSFORMATION
FROM LOWPASS PROTOTYPE TO BANDREJECT FILTER




Fig.5.27. 10th ORDER Band-reject Filter Designed For Frequency 10MHz From Its Equivalent Low-pass Prototype

Where $R_1=R_2=1.59K\Omega$

$L_1=L_5=81.9\mu H$ $L_2=L_4=20.46 \mu H$ $L_3=25.3 \mu H$

And $C_1=C_5=3.09pF$ $C_2=C_4=12.37pF$ $C_3=10pF$

Now in this design we replace the floating and grounded inductors with VDTA obtained in chapter 4.

The 10th order band-reject filter using VDTA is shown in fig 5.28.




Fig.5.28. 10th Order LC Ladder Butterworth Band-Reject Filter Using VDTA

Where

$$C_{L1}=C_{L5}=g_{m1}g_{m2}L_1= g_{m1}g_{m2}L_5=32.4\text{pF}$$

$$C_{L2}= C_{L4}=g_{m1}g_{m2}L_2= g_{m1}g_{m2}L_4=8.1\text{pF}$$

$$C_{L3}= g_{m1}g_{m2}L_3=10\text{pF}$$

By simulation, as shown in Fig 5.28, we get the center frequency to be 10MHZ.




FIG.5.29. Frequency (Ac) Response Of Magnitude Gain For 10th Order Lc Ladder Butterworth Band-Reject Filter Using VDTA

The filter parameters are also derived for the same center frequency of 10 MHz. The power dissipation for this circuit is 3.78E-03Watts, output noise is 7.511E-08V/Hz^{1/2} and %THD is within 4.082079E+00% up to 500 mV p-p.

CHAPTER-6

CONCLUSION AND FUTURE SCOPE

A technique to get VDTA based LC Ladder filter is mentioned and documented. A VDTA as a basic building block is mentioned to simulate floating and grounded inductor. The conclusion so obtained is then organized for alternative passive part realization by creating appropriate connections. The structure is standard, and invariably employs grounded capacitors, and possesses electronic tune-ability of cutoff frequency. The part replacement technique provides modularity and a capability to synthesize higher order filter in very short period of time. It will be useful to synthesize higher order filters for this reason. By frequency transformation technique, high-pass, band-pass and band-stop filters will be completed simply via frequency transformation technique. The theoretical proposition is cross-checked for the filters by PSPICE AD simulation. There's close agreement between theoretical and experimental results obtained. The researchers can also deduce many techniques so as to have a reduced parasitic loss and noise. The sensitivity analysis technique is also an important phenomenon which should be taken care of as the low sensitivity to parameter variation is the most attractive feature of the LC ladder filter. Many sensitivity, parasitic loss and noise analysis algorithm are there and researchers are giving emphasis to continue their work in this regard. So, there is a vast scope of future work in this field.

REFERENCES

- [1] Temizyurek. C. and Myderrizi. I, “A novel three-input one-output voltage mode universal filter using differential difference current conveyor”, IEEE MELECON, pp. 103-106, 2004.
- [2] Chun-Ming Chang, ”Multifunction biquadratic filters using current conveyors”, IEEE Transaction on Circuits and Systems-II, Analog and Digital signal processing, vol. 44, no. 11, pp.956-958, 1997.
- [3] Svoboda. J. A., Mcgory L. and Webb. S., ”Applications of a commercially available current conveyor”, International Journal of Electronics, 70, pp. 159-164, 1991.
- [4] Toumazou, C., Lidgley, F. J., Haigh, D. G., “Analogue IC design: the current-mode approach”, London: Peter Peregrinus Ltd., 646 pages, 1990
- [5] Smith, K.C., Sedra, A., “The current conveyor: a new circuit building block”, IEEE Proc. CAS, vol. 56, no. 3, pp. 1368-1369, 1968.
- [6] Sedra, A.S., Smith, K.C., “A second generation current conveyor and its application.” IEEE Trans., CT-17, pp. 132-134, 1970.
- [7] Fabre, A., “Third generation current conveyor: A new helpful active element.” Electron. Lett, vol. 31, no. 5, pp. 338–339 , 1995.
- [8] Ferri, G., Guerrini, N.C. “Low-Voltage Low-Power CMOS Current Conveyors.” Cluwer Academic Publishers, 2003.
- [9] Ikeda, K., Tomita, Y., “ Realization of current-mode biquadratic filter using CCIIs with current followers.” Electron. Commun. Jpn. Pt. 2, Electron, vol. 71, no. 5, pp. 809-815, 1991.

- [10] Elwan, H.O., Soliman, A.M., “ Novel CMOS differential voltage current conveyor and its applications.” IEE Proceedings: Circuits, Devices and Systems, vol. 144, no. 3, pp. 195–2007 , 1997.
- [11] Deliyannis, T., SUN, Y., Fidler, J.K., “Continuous-Time Active Filter Design.” CRC Press, USA, 1999.
- [12] Chang, C.-M., PAI, S.-K., “Universal current-mode OTA-C biquad with the minimum components.” IEEE Trans. Circuits Syst., vol. 47, no. 8, pp. 1235-1238, 2000.
- [13] Abuelma'atti, M. T., Bentrchia, A. “New universal current-mode multiple-input multiple-output OTA-C filter.” In Proc. of the 2004 IEEE Asia-Pacific Conf. on CAS., pp. 1037-1040, 2004.
- [14] Biolk, D., Biolkova, V., Kolka, Z. “Universal current-mode OTA-C KHN biquad.” In Proc. of the Int. Conf. ICECS 2007, Venice (Italy), pp. 289-292, 2007.
- [15] Filanovsky, I. M., Stromsmoe, K. A. “Current-voltage conveyor, Electronics Letters”, vol. 17, no. 3, pp. 129–130, 1981.
- [16] Dostal T., Pospisil, J., “Hybrid models of 3-port immittance convertors and current and voltage conveyors”, Electronics Letters, vol. 18, no. 20, pp. 887–888, 1982.
- [17] Minarcik, M., Vrba, K., “Low-output and high-input impedance frequency filters using universal voltage conveyor for high-speed data communication systems”, In Proceedings of the IARIA 5th International Conference on Networking - ICN'06, Mauritius, pp. 155–158, 2006.
- [18] Novotny, V., Vrba, K., “Applications with voltage conveyors”, in Proceedings of the 2nd WSEAS International Conference on Electronics, Control and Signal Processing-ICECS'03, Singapore, pp. 1–4 , 2003.

- [19] Salama, K., Soliman, A., “Novel MOS-C quadrature oscillator using the differential current voltage conveyor”, In Proceedings of the 42nd Midwest Symposium on Circuits and Systems - MWSCAS’99, Las Cruces, USA, pp. 279–282, 1999
- [20] Acar, C., Ozoguz, S. “A new versatile building block: current differencing buffered amplifier suitable for analog signal processing filters”, *Microelectronics Journal*, vol. 30, no. 2, pp. 157–160, 1999.
- [21] Geiger, R. L., Sanchez-Sinencio, E., “Active filter design using operational transconductance amplifiers: a tutorial”, *IEEE Circuits and Devices Magazine*, vol. 1, no. 2, pp. 20–32 , 1985.
- [22] Biolek, D., “CDTA - building block for current-mode analog signal processing”, In Proceedings of the 16th European Conference on Circuit Theory and Design - ECCTD’03, Krakow, Poland, pp. 397–400, 2003.
- [23] Biolek, D., Senani, R., Biolkova, V., Kolka, Z. “Active elements for analog signal processing: classification, review, and new proposals”, *Radioengineering*, vol. 17, no. 4, pp. 15–32, 2008.
- [24] Keskin. A. U. and E. Hancioglu, “CDBA-Based Synthetic Floating Inductance Circuits with Electronic Tuning Properties”, *ETRI Journal*, vol.27, No.2, pp.239-242, 2005.
- [25] Tangsrirot. W., et al., “Current-Mode Leapfrog Ladder Filters Using CDBAs”, *ISCAS2002*, Scottsdale (Arizona), pp. V-57-V-60, May 2002
- [26] Biolek. and Biolkova, “SFG simulation of general ladder filter using CDBAs”, *IEEE European Conf. ECCTD03*, Krakow, Poland, vol. 1, pp. 385-388, 2003.

- [27] Costas. P. Costas, Asimina. S. Asimina, “Current amplifier based grounded and floating inductance simulators”, *Int. J. Electron. Commun. (AEU)*, vol. 60, pp. 168-171 , 2006.
- [28] Jiraseree., Surakamponorn, “Efficient implementation of tunable ladder filter using multi-output current controlled conveyors”, (*AEU*), vol. 62, pp. 11-23, 2008.
- [29] Biolek, D., Gubek, T., Biolekova, V., “Optimization of CDTA-based Circuits Simulating Ladder Structures”, *WSEAS Transactions on Mathematics*, Vol. 3, No. 4, pp. 783 – 788 , 2004.
- [30] Kuntman. H. Kuntman, Uygur. A, “Seventh-order elliptic video filter with 0.1 dB pass band ripple employing CMOS CDTAs”, *Int. J. of Electronics and Communications (AEU)*, Vol. 61, pp. 320-328, 2007.
- [31] Biolek. D., Biolkova. V., “Tunable ladder CDTA-based filters, 4th Multi conference”, *WSEAS. Puerto De La Cruz, Tenerife, Spain*, pp. 1 – 3, 2003.
- [32] Hwang, Y., WU, D., Chen, J., Shih, C. & CHOU, W., “Design of current-mode MOSFET-C filters using OTRAs”, *International Journal of Circuit Theory and Applications* 37(3), pp. 397–411, 2009.
- [33] Yan-Hui, Xi Xue Li., “Active simulation of passive leapfrog ladder filters using DVCCs”, *ICIT, IEEE International Conference on Industrial Technology*, 2008
- [34] Rathore. T. S., Khot. U. P. Khot, “CFA-based grounded-capacitor operational simulation of ladder filters”, *Int. J. Circ. Theory. Appl.* 2007
- [35] Lobna, Ahmed, Mahmoud, Ahmed, “ Active realization of doubly terminated LC ladder filters using current feedback operational amplifier (CFOA) via linear transformation”, *Int. J. Electron. Commun. (AEU)*, 2011.

- [36] Winai, J., Montree, S., “A Systematic Design of Electronically Tunable Ladder Filters Employing DO-OTAs”, The Proceedings of ECTI con 2007, The 3rd ECTI Annual Conference, Chiang Rai, THAILAND, PP. 61-64, 2007.
- [37] Yuh-Shyan Hwan, Dong-Shiuh Wu, Jiann-Jong Chen And Wen- Shou Chou., “Realization of Current-Mode High-Order Filters Employing Multiple Output OTAs”, AEU International Journal of Electronics and Communications, Vol. 62, No. 4, pp. 299-303, 2008.
- [38] Tangsirt. W., Dumawipata. T. and Unhavanich. S, “Realization of lowpass and bandpass leapfrog filters using OAs and OTAs”, SICE 2003 Annual Conference, vol. 3, pp. 4-6, 2003.
- [39] Umut E. A, Mehmet. S, Herman. S., “Current mode leapfrog ladder filters using a new active block”, Int. J. of Electronics and Communications (AEU), Vol. 64, pp. 320-328, 2010.
- [40] Mehmet. S., “Component reduced floating $\pm L$, $\pm C$ and $\pm R$ simulators with grounded passive components”, Int. J. Electron. Commun. (AEU), 2011.
- [41] Geiger, R. L., Sanchez-Sinencio, E., “Active filter design using operational transconductance amplifiers: a tutorial”, IEEE Circuits and Devices Magazine, vol. 1, no. 2, pp. 20–32, 1985.
- [42] Smith, K.C., Sedra, A., “The current conveyor: a new circuit building block”, IEEE Proc. CAS, vol. 56, no. 3, pp. 1368-1369, 1968.
- [43] Sedra, A.S., Smith, K.C., “A second generation current conveyor and its application”, IEEE Trans., CT-17, pp. 132-134, 1970.
- [44] Biolek, D., “CDTA – Building Block for Current- Mode Analog Signal Processing”, In Proceedings of the ECCTD’03, Krakow, Poland, Vol. III, pp.397- 400, 2003.

- [45] Suman Kumari, Stuti Gupta, Neeta Pandey, Rajeshwari Pandey, Rashika Anurag, "LC-ladder filter systematic implementation by OTRA", 2016
- [46] W. Tangsrirat , N. Fujii , W. Surakamponorn, "Current-mode leapfrog ladder filters using CDBAs", 2002 IEEE International Symposium on Circuits and Systems. Proceedings, 2002.
- [47] Firat Kaçar, Hakan Kuntman, "CFOA-Based Lossless and Lossy Inductance Simulators"
- [48] Firat Kacar , Abdullah Yesil, "VDBA-based lossless and lossy inductance simulators and its filter applications", 24th Signal Processing and Communication Application Conference (SIU), 2016.
- [49] Prasad, D., & Bhaskar, D. R., "Grounded and floating inductance simulation circuits using VDTAs", Circuits and Systems, 3(4), 342–347, 2012.
- [50] Li, Y., "A series of new circuits based on CFTAs", AEU - International Journal of Electronics and Communications, 66(7), 587–592, 2012.
- [51] Ayten, U. E., Sagbas, M., Herencsar, N., Koton, J. "Novel floating general element simulators using CBTA", Radioengineering, 21(1), 11-19, 2012.
- [52] Wupper, H., & Meerkotter, K, "New active filter synthesis based on scattering parameters," IEEE Transcation on Circuit, and System, 22(7), 594–602, 1975.
- [53] Haritantis, I., Constantinides, A., & Deliyannis, T., "Wave active filter", IEEE Proceeding, 123(7), 676–682, 1976.
- [54] Tingleff, J., & Toumazou, C, "A 5th order lowpass current mode wave active filter in CMOS technology", Analog Integrated Circuits and Signal Processing, 7, 131–137, 1975.
- [55] Georgia, K., & Costas, P, "Modular filter structures using CFOA," Radio engineering, 19(4), 662–666, 2010.

- [56] Pandey, N., & Kumar, P, “Differential voltage current conveyor transconductance amplifier based wave active filter,” *Journal of Electron Devices*, 10, 429–432, 2011.
- [57] Pandey, N., & Kumar, P, “Realization of resistor less wave active filter using differential voltage current controlled conveyor transconductance amplifier”, *Radio-engineering*, 20(4), 911–916, 2011.
- [58] Pandey, N., Kumar, P., & Choudhary, J, “Current controlled differential difference current conveyor transconductance amplifier and its application as wave active filter”, *ISRN Electronics*, 2011.
- [59] Bothra, M., Pandey, R., Pandey, N., & Paul, S. K, “Operational trans-resistance amplifier based tunable wave active filter”, *Radioengineering*, 22(1), 159–166, 2013.
- [60] Singh, H., Arora, K., & Prasad, D, “VDTA—based wave active filter. *Circuit and System*,” 2014.
- [61] M. A. Reddy, “Some new operational amplifier circuits for the realization of lossless floating inductance,” *IEEE Trans. Circuits Sys.*, vol.CAS-23, pp. 171-173, 1976.
- [62] D. Hilberman, “Input and ground as complements in active filters,” *IEEE Truns. Circuit Theory*, vol. CT-20, pp. 540-547, 1973.
- [63] T. S. Rathore and B. M. Singhi, “Active RC synthesis of floating immittances.” *Int. J. Circuit Theory Appl.*, vol. 8, no. 2, pp. 184-188, 1980.
- [64] D. Ch. von Grunigen. D. Ramseir, and G. S. Moschytz, “Simulation of floating impedances for low frequency active filter design,” *Proc. IEEE*, vol. 74. pp. 366-367, 1986.
- [65] Mayank Srivastava, Dinesh Prasad, D. R. Bhaskar, “New Electronically Tunable Grounded Inductor Simulator Employing Single VDTA And One Grounded Capacitor”, *Journal of Engineering Science and Technology*, Volume 12, Number 1, pp. 113-126, 2017.
- [66] Dinesh Prasad, D. R. Bhaskar, “Grounded and Floating Inductance Simulation Circuits Using VDTAs”, *Circuits and Systems*, Vol. 3 No. 4 , 6 pages, 2012.

- [67] Arsen Ahmed Mohammed SHKIR, "10kHz, Low Power ,8th Order Elliptic Band-Pass Filter Employing CMOS VDTA," ER Publications, Vol. 4, Issue 1, 2015.
- [68] A. Antoniou, "Gyrators Using Operational Amplifiers", Electronics Letters, Vol. 3, 1967.
- [69] A Fabre, "Gyrator Implementation From Commercially Available Trans-impedance Operational Amplifiers," Electronics Letters, Volume: 28, pp. 263 – 264, 1992.
- [70] Raj Senani, "Realization Of Single-Resistance controlled Lossless Floating Inductance", Electronics Letters, IEEE (UK), vol. 14, no. 25, pp. 828-829, 1978.
- [71] R. Banchuin, B. Chipipop and B. Sirinaovakul, "[I]mpact of OTA's Parasitic Elements and Finite Open-Loop Bandwidth to the Passive Equivalent Circuit of the OTA Based Floating Inductor", TENCON 2006 - 2006 IEEE Region 10 Conference, 2016.
- [72] ErkanYuce , "On the implementation of the floating simulators employing a single active device", AEU - International Journal of Electronics and Communications 61(7):453-458, 2007.
- [73] R. Senani and J. Malhotra, "Minimal realisations of a class of operational-mirrored-amplifier-based floating impedances"
- [74] R. Senani, "New Tunable Synthetic Floating Inductors By Electronics Letter, Volume: 16, Issue: 10, pp. 382 – 383, 1980.
- [75] Manjula V. Katageri, M.M.Mutsaddi, "LC Active Low Pass Ladder Filter by Lossless Floating Inductor Gyrator", Volume 3, Issue 3, pp.01-03, 2013.
- [76] Xi Yanhui and Peng Hui, "Realization of low pass and band pass leapfrog filters using OAs and CCCII's", 2015.
- [77] Suman Kumari , Stuti Gupta , Neeta Pandey , Rajeshwari Pandey, Rashika Anurag, "LC-ladder filter systematic implementation by OTRA", Volume 19, Issue 4, Pages 1808-1814, 2016.

- [78] Siti Farah Binti Hussain, Gauri A/P Birasamy, Zunainah Binti Hamid, “Design Of Butterworth Filter”, Politeknik & Kolej Komuniti Journal of Engineering and Technology, Vol.1, 2016.
- [79] D. Eddowes, “Evaluation Of Biquad And Lc Ladder Implementations For Switched Capacitor Filter Designs”, IEE Twelfth Saraga Colloquium on Digital and Analogue Filters and Filtering Systems, 1992
- [80] Lobna A. Said, Ahmed H. Madian, Mahmoud H. Ismail, Ahmed M. Soliman, “Active realization of doubly terminated LC ladder filters using current feedback operational amplifier (CFOA) via linear transformation”, AEU - International Journal of Electronics and Communications, pp.753 – 762, 2011.
- [81] Neeta Pandey, Praveen Kumar, “Voltage differencing transconductance amplifier based resistorless and electronically tunable wave active filter”, Analog Integrated Circuits and Signal Processing 84(1), 2015.
- [82] T. S. Rathore and U. P. Khot, “CFA-based grounded-capacitor operational simulation of ladder filters”, Int. J. Circ. Theor. Appl., 36: 697–716, 2008.
- [83] Zhiwei Zhou, “A Simplified Scattering Synthesis Method for LC Ladder Filters”, 2000.
- [84] Peter Brackett And Adel S. Sedra, “Direct SFG Simulation of LC Ladder Networks with Applications to Active Filter Design”, IEEE Transactions on Circuits and Systems (Volume: 23, Issue: 2, pp.61-67, 1976.
- [85] Nadhmiya Bouaziz, El Feki, Dorra Sellami, Masmoudi and Nabil Derbel, “On the Frequency Compensation of Simulated CCII Based Tunable Floating Inductance for LC ladder filters applications”, Conference: Electrical, Electronic and Computer Engineering, 2004.
- [86] Ljiljana Milid, and J.K. Fidler, “Comparison of effects of tolerance and parasitic loss in components of resistively terminated LC ladder filters”, IEE PROC ,Vol.128, pp.87-90, 1981.

- [87] Andrei Chpeanu', Jhos Gal, "Design of Active Filters Simulating Mesh Current Equation of LC Ladder Filters", International Symposium on Signals, Circuits and Systems, 2005.
- [88] Andrei Caimpeanu , Janos Gal, " LC-Ladder Filters Emulated by Circuits with Current Controlled Conveyors and Grounded Capacitors", International Symposium on Signals, Circuits and Systems, 2007
- [89] 1.A. Yesil, F. Kaçar, H. Kuntman, "New Simple CMOS Realization of Voltage Differencing Transconductance Amplifier and Its RF Filter Application", Radioengineering 20.3, 2011.
- [90] Arsen Ahmed Mohammed SHKIR, "10kHz, Low Power ,8th Order Elliptic Band-Pass Filter Employing CMOS VDTA", ER Publications, Vol. 4, Issue 1, 2015.
- [91] Rolf Schaumann & Van Valkenburg, "Design of Analog Filters", Oxford University Press, 2001.
- [92] Theodore L. Deliyannis Yichuang Sun J. Kel Fidler, "Continuous-Time Active Filter Design", CRC Press LLC, 1999.

APPENDIX

The CMOS technology that we have used here is of 0.18 μ m TSMC process. So, the all the CMOS parameters in the PSpice AD as per the following model parameters. The supply voltage we are using here is $\pm 0.9V$

The characteristics of the CMOS 0.18 μ m are given as follows

```
.MODEL NMOS1 NMOS
```

```
+ LEVEL = 3
```

```
+ VTO = 0.41
```

```
+ TOX = 2.2E-09
```

```
+ NSUB = 2.0E+18
```

```
+ NFS = 6.0E+12
```

```
+ XJ = 6E-8
```

```
+ LD = 9e-9
```

```
+ UO = 390
```

```
+ VMAX = 2.2E+05
```

```
+ THETA = 0.80
```

```
+ ETA = 2.8E-03
```

```
+ KAPPA = 0.2
```

```
+ GAMMA = 0.40
```

```
+ RSH = 500
```

```
+ CGSO = 3.33449e-10
```

```
+ CGDO = 3.33449e-10
```

```
+ CGBO = 0.0  
  
+ CJ = 4.96491e-3  
  
+ CJSW = 2.45744e-10  
  
.MODEL PMOS1 PMOS  
  
+ LEVEL = 3  
  
+ VTO = -0.41  
  
+ TOX = 2.2E-09  
  
+ NSUB = 2.0E+18  
  
+ NFS = 6.0E+12  
  
+ XJ = 6E-8  
  
+ LD = 9e-9  
  
+ UO = 175  
  
+ VMAX = 1.1E+05  
  
+ THETA = 0.80  
  
+ ETA = 2.8E-03  
  
+ KAPPA = 0.2  
  
+ GAMMA = 0.40  
  
+ RSH = 500  
  
+ CGSO = 3.33449e-10  
  
+ CGDO = 3.33449e-10  
  
+ CGBO = 0.0
```

$$+ CJ = 4.96491e-3$$

$$+ CJSW = 2.45744e-10$$