ELECTRONICS AND COMMUNICATION

ENGINEERING

DELHI TECHNOLOGICAL UNIVERSITY

(Formerly Delhi College of Engineering) Bawana Road, Delhi-110042

CANDIDATE'S DECLARATION

I, Dipti Singh, 2K17/VLS/08 of M.Tech VLSI Design and Embedded Systems, hereby

declare that the project Dissertation titled "Implementation of Arithmetic Logic

Functions for Low Power VLSI Circuits" which is submitted by me to the Department

of Electronics and Communication, Delhi Technological University, Delhi in partial

fulfillment of the requirement for the award of the degree of Master of Technology, is

original and not copied from any source without proper citation. This work has not

previously formed the basis for the award of any Degree, Diploma Associateship,

Fellowship or other similar title or recognition.

Place: Delhi

Date:

DIPTI SINGH

i

ELECTRONICS AND COMMUNICATION ENGINEERING

DELHI TECHNOLOGICAL UNIVERSITY

(Formerly Delhi College of Engineering) Bawana Road, Delhi-110042

CERTIFICATE

I hereby certify that the Thesis Dissertation titled "Implementation of Arithmetic Logic

Functions for Low Power VLSI Circuits" which is submitted by Dipti Singh,

2K17/VLS/08 Electronics and Communication, Delhi Technological University, Delhi in

partial fulfillment of the requirement for the award of the degree of Master of Technology,

is a record of the project work carried out by the students under my supervision. To the best

of my knowledge this work has not been submitted in part or full for any Degree or

Diploma to this University or elsewhere.

Place: Delhi

Date:

PIYUSH TEWARI

(ASSISTANT PROFESSOR)

SUPERVISOR

ii

ACKNOWLEDGEMENT

A successful project can never be prepared by the efforts of the person to whom the project

is assigned, but it also demands the help and guardianship of people who helped in

completion of the project. I would like to thank all those people who have helped me in this

research and inspired me during my study.

With profound sense of gratitude, I thank Asst. Prof. Piyush Tewari, my Research

Supervisor, for his encouragement, support, patience and his guidance in this research

work. Their useful suggestions for this whole work and co-operative behavior are sincerely

acknowledged. I also wish to express my gratitude to Mr. Anurag Chauhan (Asst.

Professor, ECE) for his constant support and guidance. At the end I would like to express

my sincere thanks to all friends and others who helped me directly and indirectly during

this project work.

DIPTI SINGH

Roll No: 2K17/VLS/08

M.TECH. (VLSI Design and Embedded System)

Department of Electronics & Communication Engineering

Delhi Technological University

Delhi – 110042

iii

ABSTRACT

For the integrated circuit implementation and design, one of the most common design methodology for the implementation of combinational logic circuits is dynamic logic, especially for those logic functions that are implemented using MOS technology. Dynamic logic has certain advantages when compared to the static equivalents in terms of faster speed and requirement of lower surface area. But the area where dynamic logic lacks is that it is more difficult to design and suffers from higher power dissipation.

In order to overcome the issues faced by dynamic logic, Domino logic circuit methods comes into play. Domino logic circuit methodology finds comprehensive use for high-performance design of advanced microprocessors because domino logic topology provides increased speed and improved area usage which is advancement over static complementary MOS(CMOS) circuits. The principal reason of domino logics capability to provide enhances and improved speed is the reduced noise margins in comparison to static logic gates. Domino logic circuits offers some crucial advantages such as improved and higher speed of operation and area saving over the conventional static CMOS logic circuits. These features make domino circuits capable of improved implementation of complex logic gates having larger fan-outs.

The power and delay characteristics of domino logic buffer, pseudodynamic buffer and footed quasi resistance buffer is verified by VIRTUOSO, CADENCE simulation using 180nm technology.

CONTENTS

Candidate's Declaration Certificate Acknowledgement Abstract		i
		ii
		iii
		iv
Contents		V
List of Figures		ix
List of Tables		xiii
List of Symbols	s, abbreviations	xiv
CHAPTER 1	INTRODUCTION	1
1.1	Overview	1
1.2	Dynamic Logic: Principle	2
1.3	Speed and Power Dissipation in Dynamic Logic	4
1.4	Domino Logic Circuits	6
1.4.1	Domino Logic: Principle	7
1.5	Domino Logic Buffer	10
1.6	Pseudo Dynamic Buffer (PDB)	11
1.7	Footed Quasi Resistance (FQR) Model	13
1.8	AND Gate	14
1.9	OR Gate	15
1.10	NAND Gate	16
1.11	NOR Gate	17
1.12	XOR Gate	18
1.13	XNOR Gate	20
1.14	Half Adder	21
1.15	Half Subtractor	22
1.16	Full Adder	23

1.17	Full Subtractor	25
1.18	Incrementer	26
1.19	Decrementer	27
1.20	Motivation	28
CHAPTER 2	LITERATURE SURVEY	29
2.1	Dynamic Logic Circuits	29
2.2	Domino Logic Buffer	30
2.3	Fault Output in Cascaded Circuits: PDB	31
2.4	Footed Quasi Resistance	32
CHAPTER 3	STUDY AND SIMULATION	33
3.1	Characterization of Domino Logic Buffer	33
3.2	Characterization of Pseudo Dynamic Buffer Logic	36
3.3	Characterization of Footed Quasi Resistance	39
3.4	Characterization of AND Gate	42
3.4.1	AND Gate using domino logic	42
3.4.2	AND Gate using PDB logic	44
3.4.3	AND Gate using FQR logic	45
3.5	Characterization of OR Gate	46
3.5.1	OR Gate using domino logic	46
3.5.2	OR Gate using PDB logic	48
3.5.3	OR Gate using FQR logic	49
3.6	Characterization of NAND Gate	50
3.6.1	NAND Gate using domino logic	50
3.6.2	NAND Gate using PDB logic	52
3.6.3	NAND Gate using FQR logic	53
3.7	Characterization of NOR Gate	54
3.7.1	NOR Gate using domino logic	54
3.7.2	NOR Gate using PDB logic	56
3.7.3	NOR Gate using FOR logic	57

3.8	Characterization of XOR Gate	58
3.8.1	XOR Gate using domino logic	58
3.8.2	XOR Gate using PDB logic	60
3.8.3	XOR Gate using FQR logic	61
3.9	Characterization of XNOR Gate	62
3.9.1	XNOR Gate using domino logic	62
3.9.2	XNOR Gate using PDB logic	64
3.9.3	XNOR Gate using FQR logic	65
3.10	Characterization of Half Adder	66
3.10.1	Half Adder using domino logic	66
3.10.2	Half Adder using PDB logic	68
3.10.3	Half Adder using FQR logic	69
3.11	Characterization of Half Subtractor	70
3.11.1	Half Subtractor using domino logic	70
3.11.2	Half Subtractor using PDB logic	72
3.11.3	Half Subtractor using FQR logic	73
3.12	Characterization of 1-Bit Full Adder	74
3.12.1	1-Bit Full Adder using domino logic	74
3.12.2	1-Bit Full Adder using PDB logic	76
3.12.3	1-Bit Full Adder using FQR logic	77
3.13	Characterization of 2-Bit Full Adder	78
3.13.1	2-Bit Full Adder using domino logic	78
3.13.2	2-Bit Full Adder using PDB logic	80
3.13.3	2-Bit Full Adder using FQR logic	81
3.14	Characterization of 1-Bit Full Subtractor	82
3.14.1	1-Bit Full Subtractor using domino logic	82
3.14.2	1-Bit Full Subtractor using PDB logic	84
3.14.3	1-Bit Full Subtractor using FQR logic	85
3.15	Characterization of Incrementer	86
3.15.1	Incrementer using domino logic	86
3.15.2	Incrementer using PDB logic	88

3.15.3	Incrementer using FQR logic	89
3.16	Characterization of Decrementer	90
3.16.1	Decrementer using domino logic	90
3.16.2	Decrementer using PDB logic	92
3.16.3	Decrementer using FQR logic	93
3.17	Arithmetic Logic Functions Implemented	94
CHAPTER 4	SIMULATION RESULTS AND ANALYSIS	95
4.1	Delay evaluation at different clock frequencies	95
4.2	Power Dissipation at different clock frequencies	96
4.3	Delay evaluation at 180nm technology	97
4.4	Power Dissipation at 180nm technology	98
4.5	Power-Delay Product at 180nm technology	99
4.6	Average and Standard Deviation Evaluation of Full Adder	101
CHAPTER 5	CONCLUSION AND FUTURE SCOPE	104
REFERENCES		105

LIST OF FIGURES

Figure 1.1	Dynamic Logic Circuit
Figure 1.2	Domino Logic Circuit
Figure 1.3	A CMOS domino logic 2-input AND Gate
Figure 1.4	Domino logic implementation
Figure 1.5	Domino buffer implementation
Figure 1.6	Domino logic circuit using pseudo dynamic buffer
Figure 1.7	Domino logic circuit using footed quasi resistance
Figure 1.8	2-input AND Gate
Figure 1.9	2-input OR Gate
Figure 1.10	2-input NAND Gate
Figure 1.11	2-input NOR Gate
Figure 1.12	2-input XOR Gate
Figure 1.13	2-input XNOR Gate
Figure 1.14	Half Adder
Figure 1.15	Half Subtractor
Figure 1.16	1-bit Full Adder
Figure 1.17	2-bit Full Adder
Figure 1.18	1-bit Full Subtractor
Figure 1.19	Implementation of A+1 State
Figure 1.20	Implementation of B+1 State
Figure 1.21	Implementation of A-1 State
Figure 1 22	Implementation of B-1 State

Figure 2.1	Timing diagram of the domino logic circuit
Figure 2.2	Cascaded buffer using PDB model
Figure 3.1	Virtuoso schematic of domino logic buffer
Figure 3.2	Timing waveform of domino logic buffer
Figure 3.3	Virtuoso schematic of pseudo domino logic buffer
Figure 3.4	Timing waveform of pseudo domino logic buffer
Figure 3.5	Virtuoso schematic of FQR buffer
Figure 3.6	Timing waveform of FQR buffer
Figure 3.7	Virtuoso schematic of AND gate using domino logic buffer
Figure 3.8	Timing waveform of AND gate
Figure 3.9	Virtuoso schematic of AND gate using PDB logic
Figure 3.10	Virtuoso schematic of AND gate using FQR logic
Figure 3.11	Virtuoso schematic of OR gate using domino logic buffer
Figure 3.12	Timing waveform of OR gate
Figure 3.13	Virtuoso schematic of OR gate using PDB logic
Figure 3.14	Virtuoso schematic of OR gate using FQR logic
Figure 3.15	Virtuoso schematic of NAND gate using domino logic buffer
Figure 3.16	Timing waveform of NAND gate
Figure 3.17	Virtuoso schematic of NAND gate using PDB logic
Figure 3.18	Virtuoso schematic of NAND gate using FQR logic
Figure 3.19	Virtuoso schematic of NOR gate using domino logic buffer
Figure 3.20	Timing waveform of NOR gate
Figure 3.21	Virtuoso schematic of NOR gate using PDB logic
Figure 3.22	Virtuoso schematic of NOR gate using FQR logic

Figure 3.23	Virtuoso schematic of XOR gate using domino logic buffer
Figure 3.24	Timing waveform of XOR gate
Figure 3.25	Virtuoso schematic of XOR gate using PDB logic
Figure 3.26	Virtuoso schematic of XOR gate using FQR logic
Figure 3.27	Virtuoso schematic of XNOR gate using domino logic buffer
Figure 3.28	Timing waveform of XNOR gate
Figure 3.29	Virtuoso schematic of XNOR gate using PDB logic
Figure 3.30	Virtuoso schematic of XNOR gate using FQR logic
Figure 3.31	Virtuoso schematic of half adder using domino logic buffer
Figure 3.32	Timing waveform of half adder
Figure 3.33	Virtuoso schematic of half adder using PDB logic
Figure 3.34	Virtuoso schematic of half adder using FQR logic
Figure 3.35	Virtuoso schematic of half subtractor using domino logic buffer
Figure 3.36	Timing waveform of half subtractor
Figure 3.37	Virtuoso schematic of half subtractor using PDB logic
Figure 3.38	Virtuoso schematic of half subtractor using FQR logic
Figure 3.39	Virtuoso schematic of 1-bit full adder using domino logic buffer
Figure 3.40	Timing waveform of 1-bit full adder
Figure 3.41	Virtuoso schematic of 1-bit full adder using PDB logic
Figure 3.42	Virtuoso schematic of 1-bit full adder using FQR logic
Figure 3.43	Virtuoso schematic of 2-bit full adder using domino logic buffer
Figure 3.44	Timing waveform of 2-bit full adder
Figure 3.45	Virtuoso schematic of 2-bit full adder using PDB logic
Figure 3.46	Virtuoso schematic of 2-bit full adder using FQR logic

Figure 3.47	Virtuoso schematic of full subtractor using domino logic buffer
Figure 3.48	Timing waveform of full subtractor
Figure 3.49	Virtuoso schematic of full subtractor using PDB logic
Figure 3.50	Virtuoso schematic of full subtractor using FQR logic
Figure 3.51	Virtuoso schematic of incrementer using domino logic buffer
Figure 3.52	Timing waveform of incrementer
Figure 3.53	Virtuoso schematic of incrementer using PDB logic
Figure 3.54	Virtuoso schematic of incrementer using FQR logic
Figure 3.55	Virtuoso schematic of decrementer using domino logic buffer
Figure 3.56	Timing waveform of decrementer
Figure 3.57	Virtuoso schematic of decrementer using PDB logic
Figure 3.58	Virtuoso schematic of decrementer using FQR logic
Figure 4.1	Bar graph for delay evaluation
Figure 4.2	Bar graph for power dissipation

LIST OF TABLES

Table 1.1	Truth table of 2-input AND gate
Table 1.2	Truth table of 2-input OR gate
Table 1.3	Truth table of 2-input NAND gate
Table 1.4	Truth table of 2-input NOR gate
Table 1.5	Truth table of XOR gate
Table 1.6	Truth table of XNOR gate
Table 1.7	Truth table of half adder
Table 1.8	Truth table of half subtractor
Table 1.9	Truth table of full adder
Table 1.10	Truth table of full subtractor
Table 1.11	Truth table of 2-bit incrementer
Table 1.12	Truth table of 2-bit decrementer
Table 3.1	Arithmetic Logic Functions implemented
Table 4.1	Delay evaluation at different clock frequencies
Table 4.2	Power dissipation at different clock frequencies
Table 4.3	Delay analysis at 180nm
Table 4.4	Power dissipation at 180nm
Table 4.5	Power-Delay product at 180nm
Table 4.6	Average and Standard Deviation evaluation
Table 4.7	Correlation Analysis

LIST OF SYMBOLS, ABBREVIATIONS

CMOS Complementary Metal Oxide Semiconductor

XOR Exclusive-OR

XNOR Exclusive-NOR

PDB Pseudo Dynamic Buffer

FQR Footed Quasi Resistance

V_{OH} Nominal voltage corresponding to a high logic state at the output of a

logic gate for $V_I = V_{OL}$

V_{OL} Nominal voltage corresponding to a low logic state at the output of a

logic gate for $V_I = V_{OH}$

V_{IL} Maximum input voltage that will be recognized as a low input logic

level

V_{IH} Minimum input voltage that will be recognized as a high input logic

level

GND Ground

V_{DD} Supply Voltage

NMOS N-type Metal Oxide Semiconductor

PMOS P-type Metal Oxide Semiconductor

' Bar

⊕ Ex-OR

FA Full Adder