SIMULATION AND ANALYSIS OF FLASH ADC USING DIFFERENT DYNAMIC COMPARATORS

Dissertation submitted in Partial fulfilment of the requirement For the award of the degree of

Master of Technology

in

VLSI and Embedded System Design

by

DIKSHA GUPTA

University Roll No. 2K15/VLS/06

Under the guidance of

Mrs. N. Jayanthi
Assistant Professor
Electronics and Communication Engineering Department, DTU



2015-2017

ELECTRONICS AND COMMUNICATION ENGINEERING DEPARTMENT DELHI TECHNOLOGICAL UNIVERSITY DELHI-110042, INDIA



Electronics and Communication Engineering Department
Delhi Technological University
Delhi-110042
www.dce.edu

CERTIFICATE

This is to certify that the dissertation titled "SIMULATION AND ANALYSIS OF FLASH ADC USING DIFFERENT DYNAMIC COMPARATORS" is a bona-fide record of work done by DIKSHA GUPTA, Roll No. 2K15/VLS/06 at Delhi Technological University for partial fulfilment of the requirements for the award of degree of Master of Technology in VLSI and Embedded systems Engineering. This project was carried out under my supervision and has not been submitted elsewhere, either in part or full, for the award of any other degree or diploma to the best of my knowledge and belief.

(Mrs. N. Jayanthi)
Assistant Professor
Department of Electronics and Communication Engineering
Delhi Technological University

DECLARATION

I hereby declare that the project entitled "SIMULATION AND ANALYSIS OF FLASH ADC USING DIFFERENT DYNAMIC COMPARATORS" being submitted by me is an authentic work carried out under the supervision of Mrs. N. Jayanthi (Assistant Professor), Electronics and Communication Engineering Department, Delhi Technological University, Delhi.

DIKSHA GUPTA (2K15/VLS/06)

ACKNOWLEDGEMENT

Generally, individuals set aims, but more often than not, their conquest are by the efforts of not just one but many determined people. This complete project could be accomplished because of contribution of a number of people. I take it as a privilege to appreciate and acknowledge the efforts of all those who have, directly or indirectly, helped me achieving my aim.

I take great pride in expressing my unfeigned appreciation and gratitude to my learned mentor **Mrs. N. Jayanthi,** Department of Electronics and Communication Engineering, DTU for this invaluable inspiration, guidance and continuous encouragement throughout this project work. His critics and suggestions on my experiments have always guided me towards perfection. This work is simply the reflection of their thoughts, ideas, concepts and above all his efforts. Working under their guidance has been a privilege and an excellent learning experience that I will cherish for a long time.

I am also grateful to Prof. S.Indu, HOD, Department of Electronics and Communication Engineering, DTU for his immense support. I would also acknowledge DTU for providing the right academic resources and environment for this work to be carried out.

Finally, I extend my deep appreciation to my family and friends, for all that they meant to me during the crucial times of the completion of my project.

DIKSHA GUPTA (2K15/VLS/06)

(VLSI and Embedded System)

INDEX

Decla	aration	iii
Ackr	nowledgement	iv
Table of Contents		v
List of Figures		viii
List	List of Table	
	Table of Contents	
ABS	TRACT	1
CHA	APTER 1: INTRODUCTION	2
1.1	MOTIVATION	2
1.2	LITERATURE REVIEW	3
1.3	ORGANISATION OF THESIS	3
СНА	APTER 2: ANALOG TO DIGITAL CONVERTER	4
2.1 II	NTRODUCTION TO ANALOG TO DIGITAL CONVERTER	4
2.1.1	SUCCESSIVE APPROXIMATION REGISTER ADC	5
2.1.2	2 DUAL SLOPE ADC	6
2.1.3	PIPELINE ADC	7
2.1.4	SIGMA DELTA ADC	9
2.1.5	FLASH ADC	10
2.2 C	COMPARISON OF ADC TOPOLOGIES	11

2.3 ADC CHARACTERISATION PARAMETERS	12
2.3.1 STATIC CHARACTERISTICS.	12
2.3.1.1 RESOLUTION	12
2.3.1.2 QUANTIZATION ERROR.	13
2.3.1.3 OFFSET ERROR	14
2.3.1.4 CONVERSION SPEED.	14
2.3.2 DYNAMIC CHARACTERSTICS.	14
2.3.2.1 SIGNAL TO QUANTIZATION RATIO (SQR)	15
2.3.2.2 SIGNAL TO NOISE DISTORTION RATIO	15
2.3.2.3 EFFECTIVE NUMBER OF BITS.	15
CHAPTER 3: COMPARATORS	16
3.1 INTRODUCTION TO COMPARATOR	16
3.2 CHARACTERISTICS OF COMPARATOR	17
3.2.1 STATIC CHARACTERSTICS.	17
3.2.1.1 GAIN	17
3.2.1.2 OFFSET	17
3.2.1.3 INPUT RESOLUTION.	17
3.2.1.4 NOISE	17
3.2.1.5 INPUT COMMON MODE RANGE	17
3.2.2 DYNAMIC CHARACTERSTICS	18
3.2.2.1 PROPAGATION DELAY	18

3.2.2.2 SPEED	18
3.3 DIFFERENT TYPES OF COMPARATOR	18
3.3.1 CONVENTIONAL DYNAMIC COMPARATOR	18
3.3.2 CONVENTIONAL DOUBLE TAIL COMPARATOR	20
3.3.3 MODIFIED DOUBLE TAIL COMPARATOR	23
CHAPTER 4: PRIORITY ENCODER	26
4.1 INTRODUCTION.	26
CHPATER 5: ADIABATIC LOGIC CIRCUITS	28
5.1 INTRODUCTION.	28
5.1.1 EFFICIENT CHARGE RECOVERY LOGIC(ECRL)	30
5.1.2 POSITIVE FEEDBACK ADIABATIC LOGIC(PFAL)	30
5.1.3 2N-2N2P	31
CHAPTER 6: SIMULATION AND ANALYSIS	32
6.1 SCHEMATIC AND RESULTS OF FLASH ADC USING VARIOUS DYNAMIC COMPARATORS WITHOUT ADIABATIC LOGIC	32
6.1.2 FLASH ADC USING CONVENTIONAL DOUBLE TAIL COMPARATOR	35
6.1.3 FLASH ADC USING MODIFIED DOUBLE TAIL COMPARATOR	37
6.2 SCHEMATIC AND RESULTS OF FLASH ADC USING VARIOUS DYNAMIC COMPARATORS USING ADIBATIC LOGIC.	39
6.2.1 FLASH ADC USING CONVENTIONAL DYNAMIC COMPARATOR	39
6.2.2 FLASH ADC USING CONVENTIONAL DOUBLE TAIL COMPARATOR	41
6.2.3 FLASH ADC USING MODIFIED DOUBLE TAIL COMPARATOR	43

CHAPTER7: CONCLUSION AND FUTURE SCOPE46				
REFERENCES				
LIST OF FIGURES				
Figure 1: Block diagram of analog to digital converter				
Figure 2: Block Diagram of SAR ADC6				
Figure 3: Block diagram of Dual slope ADC				
Figure 4: Timing diagram of dual slope ADC				
Figure 5: Basic diagram of pipeline ADC				
Figure 6: Block Diagram of Sigma delta ADC.				
Figure 7: Generic block diagram of flash ADC				
Figure 8: Probability density function of the quantization noise				
Figure 9: a) Practical ADC with offset b) Ideal ADC characteristics				
Figure 10: Comparator Symbol				
Figure 11: Ideal Characteristics of a comparator				
Figure 12: Conventional Dynamic Comparator				
Figure 13: Conventional Double Tail Comparator				
Figure 14: Modified Double Tail Comparator				
Figure 15: Inputs and Outputs of used priority encoder				
Figure 16: CMOS implementation of priority encoder circuit				
Figure 17: Charging and discharging of load capacitance using constant voltage supply28				

Figure 18: Charging and discharging of load capacitance using adiabatic logic	29
Figure 19: Block Diagram of ECRL.	30
Figure 20: Block Diagram of PFAL	31
Figure 21: 2N-2N2P	31
Figure 22: Value of input and reference voltages and clock signal	32
Figure 23: Schematic of Flash ADC.	33
Figure 24: Output of Conventional Dynamic Comparator.	34
Figure 25: Output of Priority Encoder.	34
Figure 26: Schematic of Flash ADC	35
Figure 27: Output of Conventional Double Tail Comparator	36
Figure 28: Output of Priority Encoder.	36
Figure 29: Schematic of Flash ADC.	37
Figure 30: Output of Modified Double Tail Comparator.	38
Figure 31: Output of Priority Encoder.	38
Figure 32: Value of input and reference voltages, pulsed power and clock signal	39
Figure 33: Schematic of Flash ADC.	40
Figure 34: Output of Conventional Dynamic Comparator.	40
Figure 35: Output of Priority Encoder.	41
Figure 36: Schematic of Flash ADC.	42
Figure 37: Output of Conventional Double Tail Comparator	42
Figure 38: Output of Priority Encoder	13

Figure 39: Schematic of Flash ADC		
Figure 40: Output of Modified Double Tail Comparator		
Figure 41: Output of Priority Encoder		
LIST OF TABLES		
Table 1: Comparison of ADC topologies		
Table 2: Truth table of 3-to-2 priority encoder		
Table 3: K-Map for the expression of O0		
Table 4: K-Map for the expression of O1		
Table 5: Propagation Delay, Power Dissipation and Frequency of Flash ADC45		