#### A DISSERTATION ON

# DESIGN OF REVERSIBLE LOGIC GATES AND THEIR APPLICATIONS

Submitted In partial fulfillment for the award of the degree

Of

#### **MASTER OF TECHNOLOGY**

In

# **Electronics & Communication Engineering**[VLSI and Embedded System Design]

Submitted By

Rounak J Rathi

(2k11/VLS/08)

Under the guidance of

Dr. Neeta Pandey
Associate Professor, ECE Department



ΑT

### **DELHI TECHNOLOGICAL UNIVERSITY (DTU)**

(Formerly Delhi College of Engg.)

MAIN BAWANA ROAD, DELHI- 110042 2011-2013 **CERTIFICATE** 

It is certified that Mr. Rounak J Rathi Roll No. 2K11/VLS/08, student of M.Tech VLSI and

Embedded System Design, Department of Electronics and Communication Engineering, Delhi

Technological University, has submitted the dissertation entitled "Design of Reversible Logic

Gates And their applications" under my guidance towards partial fulfillment of the requirements

for the award of the degree of Master of Technology. The dissertation is a bonafide work record

of project work carried out by him under my guidance and supervision. I am fully satisfied with

the investigation works carried out by him to complete the master level thesis. I wish him

success in all his endeavours.

DATE:-

PLACE:- Delhi

Dr. Neeta Pandey

Associate Professor E & C Department

Delhi Technological University (DTU)

Dr. Rajiv Kapoor

Head of Department E & C Department

Delhi Technological University (DTU)

## **ACKNOWLEDGMENT**

I take this opportunity to express my profound sense of gratitude and respect to all those who have helped me throughout the duration of this thesis.

I express my deepest gratitude to my Guide **Dr. Neeta Pandey** (**Associate Professor**), for her valuable guidance and blessings, constant encouragement and helpful discussions throughout the course of this work. Obviously, the progress I had now would have been uncertain without her guidance. I would also like to thank **Dr. Rajiv Kapoor**, H.O.D. Electronics and communication Engineering Department, Delhi Technological University, Delhi for providing me better facilities and constant encouragement.

I am thankful to my colleague M.Tech student, Gavendra Singh, for his support and the technical discussions that played a significant role in my research.

Rounak J Rathi

(2K11/VLS/08)

ELECTRONICS & COMMUNICATION ENGG.
DELHI TECHNOLOGICAL UNIVERSITY

(Formerly Delhi college of Engg.)

### **ABSTRACT**

Energy dissipation being an important concern in VLSI design, made designers to look for alternative logic styles such as reversible logic gate having lower power consumption. Reversible circuits are those circuits that do not lose information as the amount of energy dissipated in a system has a direct relationship to the number of bits erased during computation and the number of bits lost in reversible circuits is zero, so it doesn't lose energy. These circuits can generate unique output vector from each input vector, and vice versa therefore, there is a one-to-one mapping between the input and output vectors. The important cost metrics in the design and synthesis of reversible logic circuits are the quantum cost, delay and the number of garbage outputs Now a days, due to the necessity for low-power design and the emerging field of nanotechnology, reversible computing has become more attractive. It plays an important role in the field of low-power circuit designs and computational nanotechnology. They can also be used to design low power arithmetic and data path units for digital signal processing applications, such as the designs of low power adders, multipliers, FFT, IDCT etc, and quantum computers

In this work available 2x2, 3x3 and 4x4 reversible logic gates are reviewed and a new 5x5 reversible logic gate called ABCD gate is proposed, which provides more logic function implementation than available 5x5 logic gates. More specifically basic gates and universal gates, Half adder, Half subtractor, Decoder/Demux, One bit Comparator, Even Parity detector, Odd parity detector, Even Parity generator, Odd parity generator and Equality Detector can be implemented. The proposed ABCD gate is compared with the existing 5x5 gates in terms of parity preserving logic, constant input, garbage output, total logical calculations.

.

# LIST OF FIGURES

| Fig 2.1 Feynman Gate – 2*2 gate                          | 07 |
|--|----|
| Fig 2.2 Input output waveform of Feynman Gate – 2*2 gate | 08 |
|  |    |
| Fig 3.1(a) Toffoli Gate                                  | 09 |
| Fig 3.1(a) Circuit diagram of Toffoli gate               | 10 |
| Fig 3.2 Input output waveform of Toffoli Gate            | 11 |
| Fig. 3.3(a) Fredkin gate                                 | 12 |
| Fig 3.3(b) Circuit diagram of Fredkin gate               | 13 |
| Fig 3.4 Input output waveform of Fredkin Gate            | 14 |
| Fig 3.5 Peres gate                                       | 15 |
| Fig 3.6 Input output waveform of Peres Gate              | 16 |
| Fig.3.7. R Gate  | 17 |
| Fig 3.8 Input output waveform of R Gate                  | 18 |
| Fig.3.9 URG Gate.  | 19 |
| Fig 3.10 Input output waveform of URG Gate               | 20 |
| Fig 3.11 TR Gate   | 21 |
| Fig 3.12 Input output waveform of TR Gate                | 22 |
| Fig 3.13 BJN Gate  | 23 |
| Fig 3.14 Input output waveform of BJN Gate               | 24 |
| Fig 3.15 NFT Gate  | 25 |
| Fig 3.16 Input output waveform of NFT Gate               | 26 |
| Fig.3.17 MCL Gate  | 27 |
| Fig 3.18 Input output waveform of MCL Gate               | 28 |
| Fig 3.19 SCL Gate  | 29 |
| Fig 3.20 Input output waveform of SCL Gate               | 31 |
| Fig 3.21 MKG Gate  | 32 |
| Fig 3.22 Input output waveform of MKG Gate               |    |
| Fig 3.23 DPG Gate  | 34 |

| Fig 3.24 Input output waveform of DPG Gate   | 35 |
|--|----|
| Fig 3.25 BVF Gate.   | 36 |
| Fig 3.26 Input output waveform of BVF Gate   | 39 |
| Fig 4.1 PPPG gate  | 41 |
| Fig 4.2 PPPG as NOT and OR   | 42 |
| Fig 4.3 Input output waveform of PPPG gate   | 43 |
| Fig 4.4(a) SBV gate  | 43 |
| Fig 4.4(b) Input output waveform of SBV Gate.  | 45 |
| Fig.4.5 BVPGG Gate   | 46 |
| Fig.4.6 BVPPG gate producing product terms and duplication of the inputs                     | 47 |
| Fig.4.7 Input output waveform of BVPGG Gate  | 48 |
| Fig.4.8 ABCD Gate.   | 49 |
| Fig.4.9 Input output waveform of ABCD Gate   | 50 |
| Fig 5.1 Input Output waveform of NAND gate with output at S for constant input C=0, D=1 .E=0 | 53 |
| Fig 5.2 Input Output waveform of NOR gate with output at P for constant input C=1,           |    |
| D=0.E=0  | 54 |
| Fig 5.3 EX OR gate   | 55 |
| Fig 5.4 EX OR gate using ABCD Gate   | 55 |
| Fig 5.5 Input Output waveform of EX OR gate using ABCD gate with output at T                 |    |
| for constant input C=1,D=0.E=0.  | 56 |
| Fig 5.6 EX NOR Gate  | 57 |
| Fig 5.7 EX NOR gate using ABCD Gate.   |    |
| Fig 5.8 Input Output waveform of EX NOR gate using ABCD gate with output at T                |    |
| for constant input C=1,D=1.E=1   | 58 |
| Fig 5.9 3 X 8 decoder using ABCD Gate  |    |
| Fig 5.10 Input Output waveform of decoder using ABCD gate with output at P, Q, R, S          |    |
| for constant input C=1,D=0.E=0   | 60 |
| Fig 5.11 Half Adder  |    |

| Fig 5.12 Half Adder using ABCD Gate   | 61    |
|---|-------|
| Fig 5.13 Input Output waveform of Half Adder using ABCD gate with output at     | T and |
| S for constant input C=0, D=0.E=0   | 62    |
| Fig 5.14 Half Subtractor  | 63    |
| Fig 5.15 Half Subtractor using ABCD Gate  | 63    |
| Fig 5.16 Input Output waveform of Half Subtractor using ABCD gate with output   | at    |
| T and S for constant input C=1, D=1.E=1   | 64    |
| Fig 5.17 Comparator   | 65    |
| Fig 5.18 One bit comparator using ABCD Gate                                     | 65    |
| Fig 5.19 Input Output waveform of Comparator using ABCD gate with output at P,  |       |
| Q, Rand S for constant input C=1, D=0.E=0                                       | 66    |
| Fig 5.20 Even Parity Detector   | 67    |
| Fig 5.21 Even parity detector using ABCD Gate                                   | 67    |
| Fig 5.22 Input Output waveform of Even parity detector using ABCD gate with out | put   |
| at T for constant input C=0,D=0.E=0   | 68    |
| Fig 5.23 Input Output waveform of Even parity generator using ABCD gate with ou | utput |
| at T for constant input C=1,D=0.E=1   | 69    |
| Fig 5.24 Input Output waveform of Odd parity detector using ABCD gate with      |       |
| Output at T for constant input C=1, D=0.E=1                                     | 70    |
| Fig 5.25 Input Output waveform of Odd parity generator using ABCD gate with     |       |
| Output at T for constant input C=1, D=1.E=1                                     | 71    |

## LIST OF TABLES

| Table 2.1 Truth table presented by Landauer | 06 |
|---|----|
| Table 3.1: Truth table of Toffoli           | 10 |
| Table 3.2: Truth table of Fredkin gate      | 13 |
| Table 3.3: Truth table of Peres gate        | 15 |
| Table 3.4: Truth table of R gate            | 17 |
| Table 3.5: Truth table of URG gate          | 19 |
| Table 3.6: Truth table of TR gate           | 21 |
| Table 3.7: Truth table of BJN gate          | 23 |
| Table 3.8: Truth table of NFT gate          | 25 |
| Table 3.9: Truth table of MCL gate          | 27 |
| Table 3.10: Truth table of SCL gate         | 30 |
| Table 3.11: Truth table of MKG gate         | 33 |
| Table 3.12: Truth table of DPG gate         | 35 |
| Table 3.13: Truth table of BVF gate         | 38 |

| Γable 4.1 Truth table of PPPG gate4            | 12 |
|--|----|
| Γable 4.2 Truth table of BVPGG gate4           | 17 |
| Γable 4.3 Truth table of ABCD Gate5            | 50 |
| Γable 4.4 Comparison with existing 5 x 5 gates | 52 |
| Γable 5.1 Truth table of 3 x 8 decoder5        | 59 |
| Γable 5.2 Truth table of Half Adder6           | 51 |
| Γable 5.3 Truth table of Half Subtractor       | 53 |
| Table 5.4 Truth table of comparator            | 65 |
| Γable 5.5 Truth table even parity detector6    | 57 |

# TABLE OF CONTENT

| CE  | RTIFICATE   | i    |
|-----|---|------|
|     | KNOWLEDGEMENT   |      |
|     | STRACT  |      |
|     | T OF FIGUREST OF TABLES                               |      |
| LIS | TOT TABLES  | VIII |
| 1.  | CHAPTER 1 INTRODUCTION.                               | 01   |
|     | 1.1Motivation.  |      |
|     | 1.2Thesis organization                                | 02   |
| 2.  | CHAPTER 2 LITERATURE SURVEY                           | 03   |
|     | 2.1 Reversibility                                     | 03   |
|     | 2.2 Basic reversible logic gates                      | 06   |
| 3.  | CHAPTER 3 "3 X 3 AND 4X4 REVERSIBLE LOGIC GATE"       | 09   |
|     | 3.1 3x3 gates   | 09   |
|     | 3.2 4x4 gates   |      |
| 4.  | CHAPTER 4 PROPOSED GATE AND COMPARISION WITH EXISTING |      |
|     | 5 X 5 GATES   |      |
|     | 4.1 Existing 5x5 gates                                |      |
|     | 4.3 Comaprision with existing 5 x 5 gates             |      |
| 5.  | CHAPTER 5 SIMULATION RESULTS.                         | 53   |
| 6.  | CHAPTER 6 CONCLUSION & FUTURE SCOPE                   | 72   |
|     | REFERENCES  | 73   |
|     | APPENDIX  | 77   |