

CERTIFICATE



DELHI TECHNOLOGICAL UNIVERSITY
(Formerly Delhi College of Engineering)
BAWANA ROAD, DELHI – 110042
Department of Electronics & Communication Engineering

This is to certify that the report entitled “**OTRA BASED CONTINUOUS TIME CIRCUITS**” submitted by **Pawan Kumar, Roll.No.2k12/VLSI/14** in partial fulfilment for the award of degree of Master of Technology in VLSI Design & Embedded System at **Delhi Technological University, Delhi**, is a bonafide record of student’s own work carried out by him under my supervision and guidance in the academic session 2012-14. The matter embodied in dissertation has not been submitted for the award of any other degree or certificate in this or any other university or institute.

Dr. Rajeshwari Pandey

ASSOCIATE PROFESSOR
Dept. of Electronics & Communication Engineering
Delhi Technological University
(Formerly Delhi College of Engineering)
Delhi – 110042

ACKNOWLEDGEMENT

It has been rightly said, “We are build on the shoulders of others” for everything we have achieved the credit goes to our faculty members. I would like to express my immense gratitude to my mentor, **Associate Prof. Dr. Rajeshwari Pandey**, for her enthusiasm, encouragement, patience, & timely support. It is my privilege to have worked under her supervision. Her invaluable guidance & helpful discussion at every stage of this project helped me in timely materialization & successful completion of this project. I am grateful to my parents and elder brother Vineet Kumar Dotasra their moral support. They have been always around to cheer me up, in the odd times of this work. I am also thankful to all my classmates for their unconditional support and motivation during this work.

Submitted by:

Pawan Kumar
2K12/VLSI/14
M. Tech. (VLSI Design & Embedded System)

ABSTRACT

The reduction of the minimum feature size of an MOS transistor for digital VLSI circuits has been ongoing for the past few decades. As the channel length is scaled down into deep sub micrometer dimensions, the lower power supply voltage is required to ensure the device reliability. To be compatible with digital VLSI technologies, analogue integrated circuits, which can operate at low supply voltages, are also receiving significant attention. This has resulted in development of various current mode analog building blocks and operational transresistance amplifiers (OTRA) is one among those. The OTRA is high gain current input voltage output device, both the input and output terminals are characterized by low impedance. OTRA being a current mode building block inherits the advantages of current mode processing, the input terminals are virtually grounded leading to circuits that are insensitive to stray capacitances. Being a current processing device the OTRA has a bandwidth independent of the device gain and is also not slew limited in the same manner as an OP-AMP.

Operational Transresistance Amplifiers are used in various type of applications namely filters, oscillators, multivibrators, multiplier and squarer etc. These all designs benefit from current mode approach of OTRA in this project a systematic review of the available literature on OTRA has been presented and are further studied and implemented. These OTRA based designs are best suited for the low power and high speed applications apart from its traditional field of application.

TABLE OF CONTENTS

Certificate.....	i
Acknowledgment.....	ii
Abstract.....	iii
Table of Contents.....	iv
List of Figures.....	vii
List of Tables.....	ix
Abbreviations	x

Chapter 1 Introduction

1.1	Motivation.....	1
1.2	Literature review.....	2
1.3	Objective and Scope of the Project.....	3
1.4	Organization of Thesis.....	3
	References.....	5

Chapter 2 Operational Trans Resistance Amplifier (OTRA)

2.1	Basics of OTRA.....	7
2.2	The Salama and Soliman OTRA.....	9
2.3	The Mostafa and Soliman OTRA.....	10
2.4	Schematic of OTRA [3].....	11
2.5	Simulation results of OTRA [3].....	11
2.5.1	Characterization of OTRA [3].....	12
	References.....	15

Chapter 3 OTRA Based Filters

3.1	Second Order Analog Filters.....	16
3.1.1	Low Pass Filter [LPF].....	17

3.1.1.1	PSPICE Schematic and Simulation Results of LPF.....	19
3.1.2	High Pass Filter [HPF].....	21
3.1.2.1	PSPICE Schematic and Simulation Results of HPF.....	22
3.1.3	Band Pass Filter [BPF].....	24
3.1.3.1	PSPICE Schematic and Simulation Results of BPF.....	25
3.1.4	Band Stop Filter [BSF].....	27
3.1.4.1	PSPICE Schematic and Simulation Results of BSF.....	28
3.2	Voltage Mode Biquadratic Filters.....	30
3.2.1	Low Pass Filter.....	30
3.2.2	High Pass Filter.....	32
3.2.3	Band Pass Filter.....	34
	References.....	37

Chapter 4 OTRA Based Oscillators

4.1	Introduction.....	38
4.1.1	Phase Shift in the Oscillator.....	40
4.1.2	Gain in the Oscillator	42
4.2	OTRA Based Oscillators.....	42
4.2.1	Single OTRA Oscillators.....	43
4.2.1.1	PSPICE Schematic and Simulation Results of Single OTRA Oscillator....	44
4.2.2	The Quadrature Oscillator.....	47
4.2.2.1	PSPICE Schematic and Simulation Results.....	48
4.3	Oscillator using OTRA with Non Interactive Control.....	50
4.3.1	PSPICE Schematic and Simulation Results.....	51
	References.....	54

Chapter 5 OTRA Based Non Linear Applications

5.1	Introduction.....	55
5.2	Analog Multiplier Circuit.....	57
5.2.1	Circuit Description.....	57
5.2.2	Simulation Results.....	59

5.3	Squarer Circuit.....	61
5.3.1	Simulation Results.....	63
5.4	Monostable Mutivibrator.....	65
5.4.1	Introduction.....	65
5.4.2	Circuit Description.....	66
5.4.3	Simulation Results.....	71
	References.....	72

Chapter 6 Conclusion and Future Scope

6.1	Conclusion.....	74
6.2	Appendix.....	75

LIST OF FIGURES

Fig.2.1	Symbol of OTRA.....	7
Fig.2.2	Small Signal AC Equivalent of OTRA.....	8
Fig.2.3	CMOS Realization of OTRA Proposed in [2].....	9
Fig.2.4	CMOS Realization of Modified OTRA [3].....	10
Fig 2.5	PSPICE Schematic of CMOS Realizaion of Modified OTRA[3].....	11
Fig.2.6	Non inverting DC Transfer Characteristic of OTRA [3].....	13
Fig.2.7	Frequency Response of Differential OTRA [3].....	14
Fig.3.1	Low Pass Filter Configuration of OTRA.....	18
Fig.3.2	PSPICE Schematic of LPF.....	19
Fig.3.3	Frequency Response of LPF.....	20
Fig.3.4	High Pass Filter Configuration of OTRA.....	21
Fig.3.5	PSPICE Schematic of HPF.....	22
Fig.3.6	Frequency Response of HPF.....	23
Fig.3.7	Band Pass Filter Configuration of OTRA.....	24
Fig.3.8	PSPICE Schematic of BPF.....	26
Fig.3.9	Frequency Response of BPF.....	26
Fig. 3.10	Band Stop Filter Configuration using OTRA.....	27
Fig 3.11	PSPICE Schematic of BSF.....	28
Fig 3.12	Frequency Response of BSF.....	29
Fig. 3.13	Biquad LPF Configuration using OTRA.....	30
Fig. 3.13	LP Frequency Response.....	32
Fig. 3.14	Biquad HPF Configuration using OTRA.....	33
Fig. 3.15	HP Frequency Response.....	34
Fig. 3.16	Biquad BPF Configuration using OTRA.....	35
Fig. 3.17	BP Frequency Response.....	36
Fig. 4.1	Basic Block of Oscillator with Feedback.....	38
Fig. 4.2	Phase Plot of RC Sections.....	41
Fig. 4.3	Single OTRA Generalized Oscillator.....	43

Fig. 4.4	Single OTRA Oscillator.....	44
Fig. 4.5	PSPICE Schematic of Single OTRA Oscillator.....	45
Fig. 4.6	Transient Response of Single OTRA Oscillator.....	45
Fig. 4.7	Frequency Response of Single OTRA Oscillator.....	46
Fig. 4.8	Configuration of Quadrature Oscillator.....	47
Fig. 4.9	PSPICE Schematic of Quadrature Oscillator.....	48
Fig. 4.10	Transient Response of Quadrature Oscillator.....	48
Fig. 4.11	Frequency Spectrum of Quadrature Oscillator.....	49
Fig. 4.12	Oscillator using OTRA with Non interactive Control.....	50
Fig. 4.13	The MOS Based Resistor.....	51
Fig. 4.14	PSPICE Schematic of Oscillator.....	52
Fig. 4.15	Transient Response of Oscillator.....	52
Fig. 4.16	Frequency Spectrum of Oscillator.....	53
Fig. 5.1	Graph Showing Linear Characteristic.....	55
Fig. 5.2	Graph Showing Non linear Characteristic.....	56
Fig. 5.3	Graph Showing Non linear Characteristic.....	56
Fig. 5.4	Complete Analog Multiplier Circuit using OTRA.....	58
Fig. 5.5	PSPICE Schematic of Analog Multiplier Circuit.....	59
Fig. 5.6	DC Characteristic of Complete Multiplier Circuit.....	60
Fig. 5.7	Basic Multiplier Circuit using OTRA.....	61
Fig. 5.8	PSPICE Schematic of Squarer Circuit.....	63
Fig. 5.9	PSPICE Simulation of Square Circuit.....	64
Fig. 5.10	Monostable Multivibrator with Positive Triggering Signal using OTRA.....	66
Fig. 5.11	Waveforms of the Monostable Multivibrator.....	70
Fig. 5.13	PSPICE Simulated Waveforms of Monostable Multivibrator.....	71

LIST OF TABLES

TABLE 2.1	Transistors Aspect Ratios of The Circuit Shown in Fig. 2.3.....	12
TABLE.2.2	Parameters of the Circuit Shown in Fig. 2.4.....	13

ABBREVIATIONS

CC1	First generation current conveyor
CCII	Second generation current conveyor
CDBA	Current differencing buffered amplifier
CFA	Current Feedback amplifier
CDTA	Current Difference Trans conductance Amplifier
LPF	Low Pass Filter
HPF	High Pass Filter
BPF	Band Pass Filter
BSF	Band Stop Filter
OTRA	Operational Trans Resistance Amplifier
MDCC	Modified differential current conveyor
CCII	Second Generation current conveyor
DCVC	Differential Current Voltage Conveyor
CDBA	Current Differencing Buffered Amplifier
CFOA	Current Feedback Operational Amplifier
CCCDTA	Current-controlled Current Differencing Transconductance
MOS-C	Mosfet- Capacitor
CO	Condition of oscillation
FO	Frequency of oscillation