

TABLE OF CONTENTS

CERTIFICATE	I
ACKNOWLEDGEMENT	II
ABSTRACT	III
CONTENTS	IV
LIST OF FIGURES	VI

CHAPTER 1

INTORDUCTION	1- 4
1.1 Introduction to phase detector	2
References	4

CHAPTER 2

LITERATURE SURVEY	5- 19
2.1 Gilbert Cell PD	6
2.2 XOR PD	7
2.3 R-S Latch PD	7
2.4 D-Flip flop PD	8
2.5 Two XOR PD	9
2.6 Sample & Hold PD	10
2.7 Bang-Bang PD	11
2.8 Half-rate PD	12
2.9 Hogge PD	14
2.10 The Alexander PD	17
References	19

CHAPTER 3

OTRA REALIZATION	20-30
3.1 CMOS Realization I	21
3.2 CMOS Realization II	23
3.3 CMOS Realization III	25
3.4 CFOA Realization	28
References	30

CHAPTER 4

PROPOSED LPD	31-41
4.1 Architecture of proposed LPD	32
4.2 Mathematical Analysis	33
4.3 Simulation Results	36

CONCLUSIONS & FUTURE SCOPE	41
---------------------------------------	-----------

LIST OF FIGURES

FIGURE	TITLE	PAGE
1.1	Block diagram of a _____	2
1.2	Symbol of OTRA circuit _____	3
2.1	Block diagram of Gilbert Cell PD _____	6
2.2	$V_{out} \sim$ phase plot of XOR PD _____	7
2.3	Block diagram of R-S Latch PD _____	7
2.4	Block diagram of D-flip flop PD _____	8
2.5	Block diagram of Two XOR PD _____	9
2.6	Block diagram of Sample & Hold PD _____	10
2.7	Block diagram of Bang-Bang PD _____	11
2.8	Block diagram of a simple linear half-rate PD _____	12
2.9	lock diagram of a complete half-rate PD _____	13
2.10	Diagram for use of quadrature clocks for: (a) half-rate PD _____ (b) half-rate binary PD _____	14
2.11	Block diagram of: (a) A simple PD using synchronous edge detection _____ (b) A Hogg PD _____	15
2.12	(a) Block diagram of 3-point sampling of data by clock _____ (b) An Alexander PD _____	17
3.1	CMOS Realization of OTRA _____	21
3.2	Spice schematic of CMOS realization of OTRA (internal block 1) _____	22
3.3	Simulated DC Response of the OTRA Circuit _____	22
3.4	CMOS Realization of OTRA _____	23
3.5	Spice schematic of CMOS realization of OTRA (internal block 2) _____	24
3.6	Simulated DC Response of the OTRA Circuit _____	24
3.7	CMOS Realization of OTRA _____	26
3.8	Spice schematic of CMOS realization of OTRA (internal block 3) _____	27
3.9	Simulated DC Response of the OTRA Circuit _____	27
3.10	CFOA Realization of OTRA _____	28

3.11	Spice schematic of CFOA realization of OTRA (internal block 4)	29
3.12	Simulated DC Response of the OTRA Circuit	30
4.1	Block diagram of proposed LPD circuit	32
4.2	Output waveforms of comparators	34
4.3	Output waveforms of XOR Gate	35
4.4	CMOS Realization of OTRA	36
4.5	Input waveforms of PD	37
4.6	Simulated output waveforms of comparator 1 & 2	37
4.7	Simulated output waveforms of XOR Gate	38
4.8	Waveform for output voltage $V(\Phi)$	39