

CERTIFICATE

This is to certify that the dissertation entitled “**LOW POWER PSEUDO DYNAMIC BUFFER WITH DYNAMIC LOGIC**” is the work of Mr. Mayank Srivastava (Roll No.: 2k11/VLS/07), a student of M.Tech.(VLSI Design and Embedded System) in Delhi Technological University (Formerly DCE). This work is completed under my direct supervision and guidance and forms a part of Master of Technology (Electronics and Communication) course and curriculum. He has completed her work with utmost sincerity and diligence.

The work embodied in this major project has not been submitted to any other Institute/University for the award of any other degree to the best of my knowledge.

DATE:-
PLACE:- Delhi

Dr. RajivKapoor
(Project Guide)

Professor and HOD

Department of Electronics and Communication Engineering,

DelhiTechnologicalUniversity (formerly DCE),

Delhi– 110042

ACKNOWLEDGEMENT

I am grateful to many people who supported and encouraged me during the work leading to this dissertation. First of all I would like to express my sincere gratitude to my guide, Prof. (Dr.) Rajiv Kapoor. He has been an excellent mentor and a constant source of knowledge, inspiration, and encouragement throughout my thesis/M.Tech work.

I am thankful to all faculties of Department of Electronics and Communication Engineering (ECE), Delhi Technological University, for their motivation and inspiration. I am also thankful to all the non-teaching staff of ECE Department for providing unconditional access to resources.

Last but not least, I am thankful to my parents to whom I am greatly indebted for their support and encouragement to pursue my interests.

Mayank Srivastava

(2K11/VLS/07)

ELECTRONICS & COMMUNICATION ENGINEERING

DELHI TECHNOLOGICAL UNIVERSITY

(Formerly Delhi college of Engineering)

ABSTRACT

Dynamic logic circuit is the main digital circuits, with a clock as a controlling signal. Comparing with the complementary logic circuit which is having both Pull-up and Pull-down network, dynamic logic circuit has only one network. Dynamic logic circuits consume nearly half of the transistor count as well as the layout area. Parasitic capacitances are used to stored the voltage at the output of the dynamic node, which is typically buffered before it is sent to the next stage. This voltage is affected by the charge sharing. Advantage of dynamic logic circuit is having smaller area and higher speed. According to the theory, the dynamic logic circuit will uses precharge and evaluation phases of the clock cycle. During the precharge phase, a lot of extra noise are introduced into the system compared with the static logic circuit. A noticeable amount of power is waisted due to these periodic precharge phases.

Here we propose a Low power pseudo dynamic buffer structure for the dynamic logic circuit. Using this dynamic buffer structure, the precharge pulse is obstructed at the input of the dynamic buffer and is supress from being propagated to the output of the dynamic gate. As a result, power typically consumed during the precharge phase is saved. According to the proposed structure will dramatically reduce the output noise as well as considerable power consumption compared to the traditional dynamic buffer circuits.

TABLE OF CONTENTS

Topics	Page No.	
Certificate	i	
Acknowledgement	ii	
Abstract	iii	
Table of Contents	iv	
List of Figures	v	
List of Tables	vii	
Chapter 1	Introduction	1
	1.1 Introduction	1
	1.2 CMOS Circuit Performance Parameter	2
Chapter 2	CMOS Domino Logic	7
	2.1 Standard Domino Logic	7
	2.2 Source of Power Consumption	12
	2.3 Pseudo Dynamic Buffer Domino Logic	12
Chapter 3	Proposed CMOS Domino Logic	17
	3.1 Introduction	17
	3.2 Implementation of AND/NAND Logic Using Proposed Scheme	18
	3.3 Power Consumption Analysis	19
	3.4 Advantages	23
Chapter 4	Simulation and Result of Various Logic Function	24
	4.1 Tools Used	24
	4.2 Design and Simulation of PDB Based Domino Logic	27
	4.3 Design and Simulation of Proposed Domino Logic	33
Chapter 5	Conclusion and Future Work	44
References		45

LIST OF FIGURES

List of Figures	Page no.
Figure 1.1: Wave forms to show propagation delay.	5
Figure 2.1: Standard domino logic with keeper circuit.	7
Figure 2.2: Precharge phase of Standard domino logic circuit.	8
Figure 2.3: Evaluation phase of Standard domino logic circuit.	9
Figure 2.4: A CMOS domino logic two-input AND gate.	10
Figure 2.5: Domino logic circuit using the pseudo dynamic buffer.	13
Figure 2.6: AND logic circuit using the pseudo dynamic buffer.	14
Figure 2.7: Output waveform of 2-input PDB AND domino logic.	15
Figure 2.8: Pseudo dynamic buffer AND logic circuit with keeper Circuit.	16
Figure 3.1: Domino logic buffer circuit using the proposed domino logic.	17
Figure 3.2: Two-input AND/NAND Domino logic using proposed Logic.	18
Figure 3.3(a): Output waveform of Conventional domino logic buffer.	20
Figure 3.3(b): Output waveform of Domino logic buffer using proposed Logic.	21
Figure 3.4: Domino logic buffer circuit using the proposed domino logic.	21
Figure 4.1: Schematic of PDB domino logic.	28
Figure 4.2: Output waveform of PDB domino logic.	28
Figure 4.3: Output waveform of PDB domino logic with varying load capacitance.	29
Figure 4.4: Output waveform of PDB domino logic with varying channel length of M5.	29
Figure 4.5: Output waveform of PDB domino logic with varying voltage supply.	30
Figure 4.6: Schematic of 2-input PDB AND domino logic.	31
Figure 4.7: Output waveform of 2-input PDB AND domino logic.	31
Figure 4.8: Output waveform of 2-input PDB AND domino logic with varying load capacitance.	32
Figure 4.9: Output waveform of 2-input PDB AND domino logic with varying channel length.	32
Figure 4.10: Output waveform of 2-input PDB AND domino logic with varying supply voltage.	33
Figure 4.11: Schematic of proposed domino logic as a buffer.	34
Figure 4.12: Output waveform of proposed domino logic as a buffer.	34
Figure 4.13: Schematic of proposed AND/NAND domino logic.	35
Figure 4.14: Output waveform of proposed AND/NAND domino logic.	36
Figure 4.15: Output waveform of proposed 3 input AND domino logic.	36

Figure 4.16: Output waveform of proposed 4 input AND domino logic.	37
Figure 4.17: Output waveform of proposed 3 input NAND domino logic.	37
Figure 4.18: Output waveform of proposed 4 input NAND domino logic.	38
Figure 4.19: Schematic of proposed 2-input OR/NOR domino logic.	39
Figure 4.20: Output waveform of proposed 2-input OR/NOR domino logic.	39
Figure 4.21: Output waveform of proposed 3-input OR domino logic.	40
Figure 4.22: Output waveform of proposed 4-input OR domino logic.	40
Figure 4.23: Output waveform of proposed 3-input NOR domino logic.	41
Figure 4.24: Output waveform of proposed 4-input NOR domino logic.	41

LIST OF TABLES

List of Tables	Page No.
Table 1: DC Analysis	25
Table 2: AC Analysis	26
Table 3: Time-Based Analysis	26
Table 4: Parametric and Temperature Analysis	27
Table 5: Power Comparison Of Conventional And Proposed Domino Logic	42
Table 6: Power Comparison Of Reported And Proposed Domino Logic	43