#### **DELHI TECHNOLOGICAL UNIVERSITY**

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

#### **DELHI-110042**



## **CERTIFICATE**

This is to Certify that the major project work entitled, "DESIGN OF HIGH GAIN LOW POWER AMPLIFIER" submitted by RAM MOHAN OJHA (12/VLSI/2K10) in partial fulfilment of the requirements for the award of degree of Master of Technology in VLSI Design and Embedded System at Delhi Technological University is an original work carried out under my supervision and has not been submitted for the award of any other degree to the best of my knowledge and belief.

Mr. Deva Nand (Assistant Professor)

Prof. Rajiv Kapoor

**Project Guide** 

Head of Department of E&C Engg.

ACKNOWLEDGEMENT

I express my sincere gratitude to my project guide "Mr. Deva Nand", Assistant Professor,

Department of Electronics and Communication Engineering, for giving valuable guidance

during the course of this investigation for his ever encouraging and timely moral support.

His enormous knowledge and intelligence always help me unconditionally to solve

various problems.

I am greatly thankful to "Dr. Rajiv Kapoor", Head of Department (Electronics and

Communication Engineering), Delhi Technological University for his perpetual

encouragement, generous help and inspiring guidance.

I would like to extend my gratitude and my sincere thanks to "Dr. Neeta Pandey",

Associate Prof. E&C Deptt. for her timely comments, guidance, and support. She is my

source of inspiration. Her trust and support inspired me in the most important moments of

making right decisions.

I express my feelings of thanks to the entire faculty and staff of Department of

Electronics and Communication Engineering, Delhi Technological University, Delhi for

the help and moral support which went along way successful completion of my thesis

work.

Next, I'd like to thank to all my friends for all the good times at the lab and for their help,

criticism and suggestions.

I am thankful to the Almighty God who bestowed upon me his grace and was always with

me whenever I felt lonely.

**RAM MOHAN OJHA** 

Roll No.: 12/VLSI/2K10

M.Tech. (VLSI Design &

Embedded System)

ii

### **ABSTRACT**

The analog electronics circuits have been developed much better from the past few decades. The design of analog amplifier has become the field of attraction due to various changes in technology. Amplifier circuits are analog circuit which can be used anywhere in houses like in electronic appliances. A variety of these devices such as Operational Amplifier, Fully Differential Amplifier, Current Feedback and Current Conveyors are spread all over in the integration of such electronic devices. In analog processing system Operational Amplifier is considered as a key element.

A CMOS single output two stage operational amplifier is presented which operates at 1.8 V power supply. It is designed to meet a set of provided specifications. The unique behavior of MOS transistor in sub-threshold region allows designer to work at both low input bias current and also at low voltage. This op-amp has very low standby power consumption with a high driving capability and operates at low voltage so that the circuit operates at low power. The op-amp provides a gain of 95.2 dB, -3db bandwidth of 80 Hz, phase margin of  $64.6^{\circ}$  and a unity gain bandwidth of 1.49 MHz for a load of 1 pF capacitor. This op-amp has a PSRR of 148.2 dB. It has a CMRR (dc) of 99.1 dB, and an output slew rate of 11.9 V/ $\mu$ s. The power consumption for the op-amp is 54.2  $\mu$ W. The presented op-amp has Input Common Mode Range (ICMR) of 0.2V to 1.3V. The op-amp is designed in the 180 nm technology using the 180 nm technology library.

The described op-amp is a simple two stage single ended op-amp which employs composite cascode technique. The input stage of the op-amp is a differential amplifier with an NMOS pair. The second stage of the operational amplifier is a simple PMOS common source amplifier. The second stage is used to increase the voltage swing at the output. The schematic of the operational amplifier has been designed and simulation is done using PSPICE simulator thereafter results are compared with the previous reported design.

# **TABLE OF CONTENTS**

Certificate			i
Acknowledg	ement		ii
Abstract			iii
Table of con	tents		iv
List of figure	es		viii
List of tables	·		xi
Chapter 1		Introduction	1
1.1	Backg	round	1
1.2	Motiv	ation	3
1.3	System	m Overview	5
1.4	Applic	cations	6
1.5	Thesis	S Organization	6
Chapter 2		Literature Review	8
2.1	Introd	uction	8
2.2	MOSF	FET Operation	9
	2.2.1	Strong Inversion Region	11
	2.2.2	Moderate Inversion Region	12
	2.2.3	Weak Inversion Region	12
2.3	Opera	tional Amplifier Overview	13
	2.3.1	Introduction	13
	2.3.2	Operational Amplifier	14
	2.3.3	Operational Amplifier Performance Parameters	18
2.4	Stabili	ity Consideration	23
	2.4.1	Feedback Circuit Theory	24
	2.4.2	Stability	25

Cha	apter 3	Operational Amplifier Compensation30
	3.1	Introduction30
	3.2	Basic Frequency Compensation Techniques of Operational Amplifier31
		3.2.1 Parallel Compensation
		3.2.2 Pole Splitting – Single Capacitor Miller Compensation31
		3.2.3 Single Capacitor Miller Compensation with a Nulling Resistor34
	3.3	Other Multistage Operational Amplifier Compensation Techniques35
		3.3.1 Nested Miller Compensation
		3.3.2 Reversed nested Miller compensation
		3.3.3 Multipath NMC
		3.3.4 Nested Gm-C compensation
		3.3.5 Single Miller Feed-Forward Compensation
		3.3.6 Nonstandard NMC Schemes
		3.3.7 No Capacitor Feed Forward41
		3.3.8 Negative Miller Capacitance Compensation
Cha	apter 4	Operational Amplifier Design Methodology44
	4.1	Introduction44
	4.2	Weak Inversion Technique for Low Power Design47
	4.3	Parameter Extractions of MOS in Subthreshold Region47
		4.3.1 Subthreshold Slope Factor 'n' Extraction48
		4.3.2 Io Extraction
		4.3.3 Calculation Channel Length Modulation Coefficient, λ50
	4.4	Optimized Design Approaches51
		4.4.1 Nulling Resistor Approach53
		4.4.2 Voltage Buffer Approach53
		4.4.3 Current Buffer Approach54

	4.4.4 Comparison of Design Approaches Based on Performance Parameter	
	4.4.5 Advantage /Disadvantage with Current Buffer Approach	56
4.5	Designing of Operational Amplifier Using gm/ID Method	56
Chapter 5	Proposed 2-Stage Operational Amplifier	61
5.1	Introduction	61
5.2	Selection of Circuit Topology	61
5.3	The Composite Cascode Connection	63
5.4	Practical Composite Cascode Circuit	64
5.5	Circuit Realization	65
	5.5.1 Input Differential Composite Cascode Stage	66
	5.5.2 Composite Cascode Current Mirror	67
	5.5.3 Second Composite Cascode Stage	67
	5.5.4 Current Buffer	68
	5.5.5 Schematic of CMOS Operational Amplifier	69
Chapter 6	Simulation Results	71
6.1	AC Response	71
6.2	Transient Results	72
6.3	Step Response	74
6.4	Common Mode Rejection Ratio	75
6.5	Power Supply Rejection Ratio	77
6.6	Input Output Characteristics Using Unity Gain Configuration	78
6.7	Variation of Frequency Response with Load Capacitance	79
6.8	Effect of Variation of Compensation Capacitance (Cc)	81
Chapter 7	Conclusion And Future Research	84
7.1	Conclusion	84
7.2	Future Research	84

Bibliography	86
Appendix	89

# **LIST OF FIGURES**

FIGURE	DESCRIPTION	PAGE NO.
Fig.1.1	Operating voltage trend in CMOS technology	2
Fig.1.2	General Structure of op-amp.	5
Fig.2.1	Power-supply (Vdd), threshold voltage (Vt), and gate-oxid (tox) vs. channel length for CMOS	
Fig 2.2	Operating regions of a MOS device	10
Fig 2.3	General operational amplifier	14
Fig 2.4	Thevenin amplifier model	16
Fig 2.5	Ideal op-amp model	16
Fig 2.6	Open loop frequency curve	18
Fig 2.7	Showing unity gain bandwidth (UGB), gain margin (GM (PM)	
Fig 2.8	Typical op amp input noise spectrum	22
Fig 2.9	Showing Ri, Rid and Ro	23
Fig 2.10	General negative feedback system	24
Fig 2.11	Negative feedback system	26
Fig 2.12	General frequency response of op-amp	27
Fig 3.1	Implementation of pole-splitting (Miller Compensation)	31
Fig. 3.2	Miller equivalent of circuit in Fig. 2.12	33
Fig. 3.3	Pole splitting	33
Fig. 3.4	Addition of Rz in series with compensation capacitor	34
Fig. 3.5	Structure of a three-stage NMC amplifier	36
Fig. 3.6	Block diagram of the basic RNMC	37
Fig 3.7	Multipath NMC (MNMC)	37
Fig 3.8	Nested Gm-C compensation (NGCC)	39

Fig 3.9	Single Miller Feed-Forward Compensation (SMFFC)	39
Fig. 3.10	No capacitor feed forward (NCFF)	41
Fig. 3.11	Op-amp bandwidth extension method [23]	42
Fig. 4.1	Typical two stage op-amp	44
Fig. 4.2	CMOS differential input stage.	44
Fig. 4.3	Common source amplifier stage	45
Fig. 4.4	Source follower	46
Fig. 4.5	$ln(I_D)$ and $V_{GS}$ curve in weak inversion region.	49
Fig. 4.6	ID and VGS curve in weak inversion region.	50
Fig. 4.7	Plot between ID vs VDS for NMOS in sub-threshold	51
Fig. 4.8	Two-stage op amp	52
Fig. 4.9	RC compensation block	53
Fig. 4.10	Voltage buffer compensation block.	54
Fig. 4.11	Current buffer compensation block.	55
Fig. 4.12	Circuit diagram of two stage op-amp.	57
Fig. 4.13	$g_m/I_D\ Vs\ I_D/(W/L)$ curve for NMOS.	58
Fig. 5.1	Composite cascode amplifier.	63
Fig. 5.2	Practical composite cascode stage	64
Fig. 5.3	Op amp input differential composite cascode stage	66
Fig. 5.4	Op amp composite cascode current mirror	67
Fig. 5.5	Op amp second composite cascode stage.	68
Fig. 5.6	Current buffer	68
Fig.5.7	Schematic of two stage operational amplifier	69
Fig. 6.1	Configuration for simulating the open loop frequency response of amp.	_
Fig. 6.2	Frequency response of op amp.	72
Fig. 6.3	Schematic for the simulation of the transient response	73

Fig. 6.4	Output and Input signals for transient analysis	73
Fig. 6.5	Schematic for the simulation and measurement of the slew rate	74
Fig. 6.6	Slew Rate for the rising and falling edge with unity configuration.	_
Fig. 6.7	Schematic for the simulation of common mode gain and CMRR	75
Fig.6.8	Common mode rejection ratio CMRR	76
Fig. 6.9	Schematic for the simulation of PSRR	77
Fig. 6.10	Power supply rejection ratio.	77
Fig. 6.11	Schematic for the simulation of input common-mode range	78
Fig. 6.12	Simulation result of input common-mode range (Linearity test)	78
Fig. 6.13	Frequency response at load capacitance 1pF	79
Fig. 6.14	Frequency response at load capacitance 5pF	79
Fig. 6.15	Frequency response at load capacitance 10pF	80
Fig. 6.16	Frequency response variation with Cc =0.1pF	81
Fig. 6.17	Frequency response variation with Cc =0.25pF	81
Fig. 6.18	Frequency response variation with Cc = 0.5pF	82

# **LIST OF TABLES**

TABLE NO.	DESCRIPTION	PAGE NO.
TABLE I	Comparison of design approaches.	55
TABLE II	Comparison of Performance of Various Op-Amp Topologic	es62
TABLE III	Operational Amplifier Devices Sizes	70
TABLE IV	Variation of parameters with Load Capacitance $(C_L)$	80
TABLE V	Variation of parameters with compensation capacitance (Co	c)82
TABLE VI	Comparison with previous research work results	83