## Chapter 1

## Introduction

In the modern era of VLSI, with the shrinking sizes of electronic circuits, the voltage supply and consequently the power consumption is also reduced in the same ratio to maintain the appropriate power dissipation per area. However, designing of electronic circuits with low supply voltages and power consumption become the limiting factor in the design, particularly when extreme speed or accurate signal processing are required. The simultaneous fulfilment of seemingly contradictory requirement has led to the evolution of various trends in the analog signal processing applications. In the last two decades, the evolution of analog signal processing applications has followed the trends of so-called current mode [1], where signals, representing the information, are in the form of electric currents.

The current mode approach for analog signal processing circuits and systems has emerged as an alternate method besides the traditional voltage mode circuits [2] due to their potential performance features like wide bandwidth, less circuit complexity, wide dynamic range, low power consumption and high operating speed. The current mode active elements are appropriate to operate with signals in current or voltage or mixed mode, and are gaining acceptance as building blocks in high performance circuit designs which is clear from the availability of wide variety of current mode active elements such as operational transconductance amplifier (OTA) [3], current feedback operational amplifier (CFOA) [4], current conveyors (CC) [5]-[6], current controlled conveyor [7], differential voltage current conveyor (DVCC) [8]-[12] etc.

Recently, some analog building blocks in open literature are obtained by cascading of various current conveyor blocks with transconductance amplifier (TA) block in monolithic chip for compact implementation of signal processing circuits and systems. Current conveyor transconductance amplifier (CCTA) [13]-[14], current controlled current conveyor (CCCCTA) [15]-[16], differential voltage current conveyor transconductance amplifier (DVCCTA) [17]-[19], differential voltage current controlled conveyor transconductance amplifier (DVCCCTA) [20] are example of such building blocks.

In this thesis the implementation of higher order filter using DVCCCTA as an active building block has been presented. The use of DVCCCTA in filter design gives the resistorless implementation due to internal parasitic resistance and transconductance of DVCCCTA. The DVCCCTA based filters also possess electronic tunability because the value of parasitic resistance and transconductance depends on bias current.

For implementing higher order filter, there are mainly three approach- operational simulation or leapfrog approach, topological simulation or element replacement and wave active approach. In leapfrog approach [21] the voltage and current relationships of an LC ladder are written that are used for the construction of the corresponding Signal Flow Graph (SFG). The number of the required equations for deriving the corresponding SFG increases according to the order of the filter. The resulted SFG is realized by employing lossy and loss less integrator configurations [22]. In practice, the realization of lossless integrators is not easy due to the imperfections imposed by the used active and passive elements.

In the topological simulation approach, the inductors of the passive prototype filters are replaced by appropriate configured active elements. The drawback of this configuration is that a floating capacitor is generally required and this degrades the performance of the derived filter topology in high frequency application.
An attractive approach for designing high-order filters is the wave method [23]-[24]. According to this method, the corresponding LC ladder filter is split into two-port subnetworks which are fully described using the wave variables, defined as incident and reflected waves. By choosing an inductor in a series branch as the elementary building block, its wave equivalent includes an appropriately configured lossy integrator. The wave equivalents of the other passive elements are derived by interchanging the terminals of the appropriate wave signals and signal inversion. Then each element of the passive prototype filter is substituted by its wave equivalent. The advantages of this approach are - the derived filter structures are modular and it use only lossy integrator.

Several implementations are available in the literature for wave active filters that use variety of active building blocks [25]-[27]. In this thesis the implementation of DVCCCTA based wave active filter is presented.

This thesis is organised in 6 chapters.
Chapter-2 explains the operation of the DVCCCTA. In chapter-3, the theory of wave active filter is explained. Chapter-4 presents the DVCCCTA based wave equivalent of an inductor
in a series branch, which is chosen to be the elementary building block. The wave equivalents of the other reactive elements are also presented in this chapter. To demonstrate the wave active approach the $4^{\text {th }}$ order low pass filter is also realized. Chapter 5 shows the operational simulation or leapfrog approach of higher order filter. The thesis is concluded in Chapter 6.

All the results have been verified through SPICE simulation using $0.25 \mu \mathrm{~m}$ TSMC CMOS technology parameters.

## Chapter 2

## DVCCCTA: Current Mode Building Block


#### Abstract

The Differential Voltage Current Controlled Conveyor Transconductance Amplifier (DVCCCTA) is an attractive active building block for analog signal processing. The applications based on DVCCCTA are resistor less as it has one parasitic resistance and transconductance element each which can be tuned electronically by adjusting the input bias current of DVCCCTA. This chapter discusses the DVCCCTA that consists of Differential Voltage Current Conveyor (DVCC), Translinear loop and Transconductance amplifier (TA).


### 2.1 Differential Voltage Current Conveyor

The differential voltage current conveyor (DVCC) is an extension of the second-generation current conveyor (CCII). The second-generation current conveyor (CCII) is a versatile analog building block that can be used to implement various high frequency analog signal applications, like filters and current-mode oscillators. But for the application which require two high input impedance terminals (differential or floating inputs) like impedance converters and current-mode instrumentation amplifiers, a single CCII block is not sufficient. In addition, most of these applications employ floating elements in order to minimize the number of used CCII blocks. For this reason and in order to provide two high input impedance terminals, the differential voltage current conveyor (DVCC) is used.

The CCII has a disadvantage that only one of the input terminals has high input impedance (the Y terminal). This disadvantage becomes evident when the CCII is required to handle differential signals, as in the case of an instrumentation amplifier.

The block diagram of the DVCC is shown in Fig. 2.1.


Fig. 2.1 Block diagram of DVCC

And its terminal relations are given by following matrix

$$
\left[\begin{array}{l}
I_{Y 1} \\
I_{Y 2} \\
V_{X} \\
I_{Z}
\end{array}\right]=\left[\begin{array}{rrrr}
0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 \\
1 & -1 & 0 & 0 \\
0 & 0 & 1 & 0
\end{array}\right]\left[\begin{array}{l}
V_{Y 1} \\
V_{Y 2} \\
I_{X} \\
V_{Z}
\end{array}\right]
$$

From above matrix we find following relation

$$
\begin{equation*}
V_{X}=V_{Y 1}-V_{Y 2}, \quad I_{Y 1}=I_{Y 2}=0, \quad I_{Z}=I_{X} \tag{2.1}
\end{equation*}
$$

The voltage at X terminal is equal to the voltage difference of terminals $\mathrm{Y}_{1}$ and $\mathrm{Y}_{2}$; a current injected at the X terminal is being replicated to the Z terminal. An ideal DVCC exhibits zero input resistance at terminal X , and infinite resistance at both Y terminals as well as the Z terminal. Since the DVCC has two high input impedance terminals, it is suitable for handling differential input signals. The CMOS implementation of DVCC is shown in Fig. 2.2.
The differential voltage conveying action of the circuit is based on the differential pairs $\mathrm{M}_{1}$ $\mathrm{M}_{2}$ and $\mathrm{M}_{3}-\mathrm{M}_{4}$. The current mirror formed by transistors $\mathrm{M}_{5}$ and $\mathrm{M}_{6}$ forces the sum of the drain currents of $\mathrm{M}_{1}$ and $\mathrm{M}_{4}$ to be equal to the sum of the drain currents of $\mathrm{M}_{2}$ and $\mathrm{M}_{3}$.

Hence
$I_{D 1}+I_{D 4}=I_{D 2}+I_{D 3}$
$\Rightarrow I_{D 1}-I_{D 2}=I_{D 3}-I_{D 4}$
hence $V_{G 1}-V_{G 2}=V_{G 3}-V_{G 4}$

$$
\Rightarrow V_{Y 2}-0=V_{Y 1}-V_{X}
$$

$$
\begin{equation*}
\Rightarrow V_{X}=V_{Y 1}-V_{Y 2} \tag{2.3}
\end{equation*}
$$



Fig. 2.2 CMOS Implementation of DVCC

Transistors $\mathrm{M}_{7}$ and $\mathrm{M}_{11}$ provide the necessary feedback action to make the voltage $\mathrm{V}_{\mathrm{X}}$ independent of the current drawn from the terminal X . The current through terminal X is conveyed to the $Z$ terminal by the current mirrors consisting of transistors $M_{7}-M_{8}$ and $M_{11}{ }^{-}$ $\mathrm{M}_{12}$. The operation of this circuit is insensitive to the threshold voltage variation caused by the body effect. All the PMOS transistors have sources which are connected to the positive supply rail, while all NMOS transistors, except $\mathrm{M}_{1}, \mathrm{M}_{2}, \mathrm{M}_{3}$ and $\mathrm{M}_{4}$, have sources connected to the negative supply rail. This causes no variation in the threshold voltage because the source to body voltage is maintained equal to zero at all times. Although the sources of transistors $\mathrm{M}_{1}$ and $\mathrm{M}_{2}$ are not connected to the body, their operation is still unaffected by the body effect because they form a differential pair, and, hence, have the same source voltage. This causes equal variation in the threshold voltage of $M_{1}$ and $M_{2}$, and, hence, the two threshold voltages cancel out. The same is true for the differential pair transistors $M_{3}$ and $M_{4}$.

### 2.2 Translinear loop

This block is used to provide parasitic resistance in DVCCCTA and is shown in Fig. 2.3. The parasitic resistance is controlled by bias current.


Fig. 2.3 Class AB Translinear loop

## Calculation of parasitic resistance:

Apply KCL at input node
$I_{\text {in }}=I_{2}-I_{4}$

For small signal model the diode connected transistors $\mathrm{M}_{1}$ and $\mathrm{M}_{3}$ will be replaced by resistance of $1 / \mathrm{g}_{\mathrm{m} 1}$ and $1 / \mathrm{g}_{\mathrm{m} 3}$ where $\mathrm{g}_{\mathrm{mi}}(\mathrm{i}=1,3)$ is transconductance of $\mathrm{i}^{\text {th }}$ transistor. The currents $\mathrm{I}_{2}$ and $\mathrm{I}_{4}$ may be expressed as
$I_{2}=g_{m 2} V_{S G 2}, \quad I_{4}=g_{m 4} V_{G S 4}$

But $\quad V_{S G 2}=V_{S 2}-V_{G 2} \quad \Rightarrow \quad V_{i n}-\left(-\frac{I_{B 1}}{g_{m 1}}\right)$

And $\quad V_{G S 4}=V_{G 4}-V_{S 4} \quad \Rightarrow \quad \frac{I_{B 1}}{g_{m 3}}-V_{i n}$
On putting the value of $\mathrm{V}_{\mathrm{SG} 2}$ and $\mathrm{V}_{\mathrm{GS} 4}$ in equation (2.5), we have

$$
\begin{equation*}
I_{2}=g_{m 2}\left(V_{i n}+\frac{I_{B 1}}{g_{m 1}}\right) \quad \text { And } \quad I_{4}=g_{m 4}\left(\frac{I_{B 1}}{g_{m 3}}-V_{i n}\right) \tag{2.7}
\end{equation*}
$$

Now put $\mathrm{I}_{2}$ and $\mathrm{I}_{4}$ in equation (2.4),

$$
\begin{aligned}
& I_{i n}=g_{m 2}\left(V_{i n}+\frac{I_{B 1}}{g_{m 1}}\right)-g_{m 4}\left(\frac{I_{B 1}}{g_{m 3}}-V_{i n}\right) \\
& \Rightarrow I_{i n}=V_{i n}\left(g_{m 2}+g_{m 4}\right)+I_{B 1}\left(\frac{g_{m 2}}{g_{m 1}}-\frac{g_{m 4}}{g_{m 3}}\right) \\
& \Rightarrow 1=R_{X}\left(g_{m 2}+g_{m 4}\right)+\frac{I_{B 1}}{I_{i n}}\left(\frac{g_{m 2}}{g_{m 1}}-\frac{g_{m 4}}{g_{m 3}}\right) \quad \text { Where } R_{X}=\frac{V_{i n}}{I_{i n}}
\end{aligned}
$$

On rearranging

$$
\begin{equation*}
R_{X}=\frac{1}{g_{m 2}+g_{m 4}}-\frac{I_{B 1}}{I_{i n}\left(g_{m 2}+g_{m 4}\right)}\left(\frac{g_{m 2}}{g_{m 1}}-\frac{g_{m 4}}{g_{m 3}}\right) \tag{2.8}
\end{equation*}
$$

If $g_{m 1}=g_{m 3}$ and $g_{m 2}=g_{m 4}=g_{m}$, then

$$
\begin{equation*}
R_{X}=\frac{1}{g_{m 2}+g_{m 4}}=\frac{1}{2 g_{m}}=\frac{1}{\sqrt{8 k I_{B 1}}} \tag{2.9}
\end{equation*}
$$

Where transistors are assumed to be in saturation region and

$$
\begin{equation*}
k=\mu_{n} C_{o X}\left(\frac{W}{L}\right)_{4}=\mu_{p} C_{o X}\left(\frac{W}{L}\right)_{2} \tag{2.10}
\end{equation*}
$$

### 2.3 Transconductance Amplifier

The operational transconductance amplifier is a differential amplifier whose differential input voltage produces an output current. Thus, it is a voltage controlled current source (VCCS). The transconductance of the amplifier is proportional to the square root of bias current. This feature makes it useful for electronic control of amplifier gain. The block diagram and CMOS implementation of transconductance amplifier is shown in Fig. 2.4 and Fig. 2.5.


Fig. 2.4 Block diagram of Transconductance Amplifier


Fig. 2.5 CMOS Implementation of Transconductance Amplifier

The output current $\mathrm{I}_{0}$ may be given as
$I_{0}=g_{m}\left(V_{1}-V_{2}\right)$
Where $g_{m}=\sqrt{\mu_{n} C_{0 \times x}\left(\frac{W}{L}\right)_{1,2} I_{B}}$

### 2.4 DVCCCTA

Since DVCCCTA is consist of DVCC, translinear loop and Transconductance amplifier, so on combining the circuit diagram of Fig. 2.2, Fig. 2.3 and Fig. 2.5, the block diagram and CMOS implementation of DVCCCTA is shown in Fig. 2.6 and Fig. 2.7


Fig. 2.6 Block diagram of DVCCCTA


Fig. 2.7 CMOS Implementation of DVCCCTA

In the Fig. 2.7, the transistors from $\mathrm{M}_{1}$ to $\mathrm{M}_{10}$ forms DVCC, the transistors from $\mathrm{M}_{11}$ to $\mathrm{M}_{23}$ form translinear loop, while transistors from $\mathrm{M}_{24}$ to $\mathrm{M}_{31}$ form transconductance amplifier. The port relationships of the DVCCCTA can be characterized by the following matrix

$$
\left[\begin{array}{l}
I_{Y 1} \\
I_{Y 2} \\
V_{X} \\
I_{Z} \\
I_{o}
\end{array}\right]=\left[\begin{array}{ccccc}
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 \\
1 & -1 & R_{x} & 0 & 0 \\
0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & -g_{m} & 0
\end{array}\right]\left[\begin{array}{l}
V_{Y 1} \\
V_{Y 2} \\
I_{X} \\
V_{Z} \\
V_{o}
\end{array}\right]
$$

And in equation form

$$
\begin{equation*}
I_{Y 1}=I_{Y 2}=0, \quad V_{X}=V_{Y 1}-V_{Y 2}+I_{X} R_{X}, \quad I_{Z}=I_{X}, \quad I_{0}=-g_{m} V_{Z} \tag{2.13}
\end{equation*}
$$

Where $R_{x}$ is the intrinsic resistance at $X$ terminal and $g_{m}$ is the transconductance from $Z$ terminal to $O$ terminal of the DVCCCTA. The values of $R_{x}$ and $g_{m}$ depend on bias currents $I_{B 1}$ and $\mathrm{I}_{\mathrm{B} 2}$ respectively, which may be expressed as

$$
\begin{equation*}
R_{x}=1 /\left(\sqrt{2 \mu_{n} C_{o x}(W / L)_{18,19} I_{B 1}}+\sqrt{2 \mu_{p} C_{o x}(W / L)_{16,17} I_{B 1}}\right) \tag{2.14}
\end{equation*}
$$

And

$$
\begin{equation*}
g_{m}=\sqrt{2 \mu_{n} C_{o x}(W / L)_{24,25} I_{B 2}} \tag{2.15}
\end{equation*}
$$

### 2.4.1 Simulation for the Verification of port relationship

The performance of the DVCCCTA has verified by performing SPICE simulations with supply voltages $\pm 1.25 \mathrm{~V}$ using $0.25 \mu \mathrm{~m}$ TSMC CMOS technology. Simulations are carried out with $\mathrm{I}_{\mathrm{B} 1}=25 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{B} 2}=200 \mu \mathrm{~A}$ and transistor aspect ratios given in Appendix-A.
a) DC Analysis:

Fig. 2.8 shows the port relationship between X and Y port voltages. To verify $I_{Z}=I_{X}$, we take $\mathrm{V}_{\mathrm{Y} 1}=\mathrm{V}_{\mathrm{Y} 2}=0$ and $\mathrm{I}_{\mathrm{X}}=100 \mu \mathrm{~A}$. The Fig. 2.9 shows the graph for Z terminal output current versus X-terminal current. Fig. 2.10 shows the plot for output current at O terminal Versus Z terminal voltage, for this we take the input setting as $\mathrm{V}_{\mathrm{Y} 1}=\mathrm{V}_{\mathrm{Y} 2}=0$ and $\mathrm{V}_{\mathrm{Z}}=100 \mathrm{mV}$.
b) AC Analysis:

The various simulation results are shown in from Fig. 2.11 to Fig. 2.15. The value of parasitic resistance at X terminal is $1454.3 \Omega$ (at the bias current of $25 \mu \mathrm{~A}$ ) from the graph shown in Fig. 2.14. And the value of transconductance $g_{m}$ is $698.78 \mu \mathrm{~S}$ (at the bias current $\mathrm{I}_{\mathrm{B} 2}$ of $200 \mu \mathrm{~A}$ ) from the graph shown in Fig. 2.15.


Fig. 2.8 Simulated port relationship $V_{X}=V_{Y 1}-V_{Y 2}+I_{X} R_{X}$ in DC analysis


Fig. 2.9 Simulated port relationship $I_{Z}=I_{X}$ in DC analysis


Fig. 2.10 Simulated port relationship $I_{o}=-g_{m} V_{Z}$ in DC analysis


Fig. 2.11 Simulated port relationship $V_{X}=V_{Y 1}-V_{Y 2}+I_{X} R_{X}$ in AC analysis


Fig. 2.12 Simulated port relationship $I_{Z}=I_{X}$ in AC analysis


Fig. 2.13 Simulated port relationship $I_{o}=-g_{m} V_{Z}$ in AC analysis


Fig. 2.14 Frequency response of parasitic Resistance of DVCCCTA at $\mathrm{I}_{\mathrm{B} 1}=25 \mu \mathrm{~A}$


Fig. 2.15 frequency response of transconductance of DVCCCTA at $\mathrm{I}_{\mathrm{B} 2}=200 \mu \mathrm{~A}$

## c) Non- ideality in DVCCCTA:

Taking into consideration the DVCCCTA non-idealities due to voltage and current tracking error, the terminal relation in equation (2.13) can be expressed as
$V_{X}=\beta_{1} V_{Y 1}-\beta_{2} V_{Y 2}+I_{X} R_{X}, \quad I_{Z}=\alpha I_{X}, I_{0}=-\gamma g_{m} V_{Z}$
$\beta_{1}$ and $\beta_{2}$ represents the voltage tracking error from $Y_{1}$ and $Y_{2}$ terminal to the $X$ terminal respectively. $\alpha$ and $\gamma$ represents the current tracking error from X to Z terminal and Z to O terminal respectively.
To calculate $\beta_{1}$, put $\mathrm{V}_{\mathrm{Y} 2}=0$ and $\mathrm{I}_{\mathrm{X}}=0$. The calculated value of $\beta_{1}$ from the graph shown in Fig. 2.16 is .9875 and to calculate $\beta_{2}$, put $\mathrm{V}_{\mathrm{Y} 1}=0$ and $\mathrm{I}_{\mathrm{X}}=0$. The calculated value of $\beta_{2}$ from the graph shown in Fig. 2.17 is .9865 . From the graph shown in Fig. 2.12 , the measured value of $\alpha$ is 1.049
d) Parasitic at Z and O terminal:

From the graph shown in Fig. 2.18, the parasitic resistance and capacitance at Z terminal is $241.804 \mathrm{~K} \Omega$ and 32.98 ff respectively and the measured value of parasitic
resistance and capacitance at O terminal from the graph of Fig. 2.19 are $67.931 \mathrm{~K} \Omega$ and 8.7 ff respectively.


Fig. 2.16 graph for calculation of $\beta_{1}$


Fig. 2.17 graph for calculation of $\beta_{2}$


Fig. 2.18 graph for calculation of parasitic at Z terminal


Fig. 2.19 graph for calculation of parasitic at O terminal

## Chapter 3

## Wave Active Filter

### 3.1 Introduction

Higher order filter may be designed by mainly three approaches- topological simulation, operational simulation and wave active.

In topological simulation or element replacement approach, the objective is to eliminate the inductor from the ladder filter. So the inductors of the LC ladder filters are replaced by appropriate configured active elements. The disadvantage of this approach is that a floating capacitor is used in active element and the floating passive elements are not good from the IC point of view as the parasitic are involve at high frequency.

In the operational simulation or leapfrog approach, the voltage and current relationships for each element of LC ladder filter are written. Then a Signal Flow Graph (SFG) is drawn using these equations and the resulted SFG is realized by lossy or lossless integrator. The drawback of this approach is that as we increase the order of filter, the number of the required equations for deriving the corresponding SFG increases. Another drawback is that, the realization of lossless integrators is not practically easy due to the imperfections imposed by the used active and passive elements.

An alternative approach for designing high-order filters is the wave method [21]-[27]. In this approach, we split the given filter into two port subnetworks. We draw the wave equivalent of the element of each subnetwork. For this first we draw the basic wave equivalent of series inductor, then the wave equivalent of other passive component can be drawn by interchanging the terminal and signal inversion. By interconnecting the wave equivalents of each passive component we get the complete wave equivalent of the given filter. Wave active approach offers the following attractive feature.
a) The derived filter structures are modular, as the equivalents of the other passive components can be obtained from the wave equivalent of the elementary building block
b) In wave active approach there is no mathematical relationships related to the SFG representation as in the case of operational simulation approach. So the design procedure of high-order filters is much easier in compare to operational simulation approach
c) Realization of only lossy integrators using only grounded capacitors are required, instead of lossless integrators employed in the operational simulation or floating capacitors employed in the topological simulation.

### 3.2 Wave Active Filter

Wave active filter (WAF) design is an alternative approach to the simulation of resistively terminated LC ladder filter. According to this method, the corresponding passive prototype filter is split into two-port subnetworks which are fully described using the wave variables, defined as incident and reflected waves. The method to obtain wave equivalents of the twoport subnetworks is by using the scattering parameters matrix description. By choosing an inductor in a series branch as the elementary building block, its wave equivalent includes an appropriately configured lossy integrator. The wave equivalents of the other passive elements are derived by interchanging the terminals of the appropriate wave signals and signal inversion.

As already mentioned, our approach to the synthesis of RC-active networks is based on the use of wave quantities rather than voltage-current quantities, hence the scattering matrix will play an important role in our concept. Usually, if scattering parameters are being used, as e.g., in microwave theory, they are derived for power waves; we could adopt this concept for our aim, too, but the use of voltage or current waves seems more convenient for our approach, since it leads sometimes to simpler circuits and, in addition, it simplifies the notation. For the approach presented in this report, we have decided to use voltage waves, which shall be introduced now.

Consider the two-port N shown in Fig. 3.1, where the $\mathrm{A}_{1}, \mathrm{~A}_{2}$ and $\mathrm{B}_{1}, \mathrm{~B}_{2}$ denote the incident and reflected voltage waves at port one and two, respectively. To either port we assign a port resistance (characteristic resistance) $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ respectively; the port resistances are assumed to be real positive constants.


Fig. 3.1 Two port network
The V, I port variables are related by means of a transmission matrix A as:

$$
\left[\begin{array}{l}
V_{1}  \tag{3.1}\\
I_{1}
\end{array}\right]=\left[\begin{array}{ll}
A & B \\
C & D
\end{array}\right]\left[\begin{array}{l}
V_{2} \\
I_{2}
\end{array}\right]
$$

The incident and reflected voltage waves are depicted as $A_{j}(j=1,2)$ and $B_{j}(j=1,2)$ respectively for two port network of Fig. 3.1 and are related with port resistance $R_{j}(j=1,2)$ by the following relation:
$A_{j}=V_{j}+I_{j} R_{j} \quad$ and $\quad B_{j}=V_{j}-I_{j} R_{j}$

On combining equation (3.1) and (3.2) we have the following relationship for incident and reflected wave in the form of scattering matrix as:

$$
\left[\begin{array}{l}
B_{1}  \tag{3.3}\\
B_{2}
\end{array}\right]=\left[\begin{array}{ll}
S_{11} & S_{12} \\
S_{21} & S_{21}
\end{array}\right]\left[\begin{array}{l}
A_{1} \\
A_{2}
\end{array}\right]
$$

Where

$$
\begin{aligned}
& \mathrm{S}_{11}=\left(\mathrm{A}-\mathrm{CR}_{1}-\mathrm{BG}_{2}+\mathrm{DR}_{1} \mathrm{G}_{2}\right) / \Delta \\
& \mathrm{S}_{12}=\mathrm{R}_{1} \mathrm{G}_{2} / \Delta \\
& \mathrm{S}_{21}=1 / \Delta \\
& \mathrm{S}_{22}=\left(\mathrm{A}+\mathrm{CR}_{1}+\mathrm{BG}_{2}+\mathrm{DR}_{1} \mathrm{G}_{2}\right) / \Delta
\end{aligned}
$$

And here

$$
\begin{gather*}
\mathrm{G}_{2}=1 / \mathrm{R}_{2} \\
\Delta=\mathrm{A}+\mathrm{CR}_{1}-\mathrm{BG}_{2}-\mathrm{DR}_{1} \mathrm{G}_{2} \tag{3.4}
\end{gather*}
$$

Since the aim of the procedure is the realization of ladder filters, we need only consider subnetworks for equation (3.2), which are either impedances in the series arms or admittances in the shunt arms. From these subnetworks, we can derive the overall ladder by suitable interconnections.

The transmission parameter for a series-arm impedance Z and a parallel-arm admittance Y , are as follows:
$\left[\begin{array}{ll}A & B \\ C & D\end{array}\right]=\left[\begin{array}{ll}1 & -Z \\ 0 & -1\end{array}\right]$

$$
\left[\begin{array}{ll}
A & B  \tag{3.5}\\
C & D
\end{array}\right]=\left[\begin{array}{rr}
1 & 0 \\
Y & -1
\end{array}\right]
$$

Substituting in equation (3.4) and subsequently in equation (3.3) we get the following equations relating the wave variables for the two cases:

For series arm impedance

$$
\begin{array}{lr}
S_{11}=\frac{R_{2}-R_{1}+Z}{R_{1}+R_{2}+Z} & S_{12}=\frac{2 R_{1}}{R_{1}+R_{2}+Z} \\
S_{21}=\frac{2 R_{2}}{R_{1}+R_{2}+Z} & S_{22}=\frac{R_{1}-R_{2}+Z}{R_{1}+R_{2}+Z}
\end{array}
$$

And for shunt arm admittance

$$
\begin{array}{ll}
S_{11}=\frac{G_{1}-G_{2}-Y}{G_{1}+G_{2}+Y} & S_{12}=\frac{2 G_{2}}{G_{1}+G_{2}+Y} \\
S_{21}=\frac{2 G_{1}}{G_{1}+G_{2}+Y} & S_{22}=\frac{G_{2}-G_{1}-Y}{G_{1}+G_{2}+Y} \tag{3.8}
\end{array}
$$

Substituting these values in equation (3.3), we have the following relation for incident and reflected wave form for series arm impedance

$$
\left[\begin{array}{l}
B_{1}  \tag{3.9}\\
B_{2}
\end{array}\right]=\left[\begin{array}{cc}
\frac{R_{2}-R_{1}+Z}{R_{2}+R_{1}+Z} & \frac{2 R_{1}}{R_{2}+R_{1}+Z} \\
\frac{2 R_{2}}{R_{2}+R_{1}+Z} & \frac{R_{1}-R_{2}+Z}{R_{2}+R_{1}+Z}
\end{array}\right]\left[\begin{array}{l}
A_{1} \\
A_{2}
\end{array}\right]
$$

And for shunt arm admittance is

$$
\left[\begin{array}{l}
B_{1}  \tag{3.10}\\
B_{2}
\end{array}\right]=\left[\begin{array}{cc}
\frac{G_{1}-G_{2}+Y}{G_{1}+G_{2}+Y} & \frac{2 G_{2}}{G_{1}+G_{2}+Y} \\
\frac{2 G_{1}}{G_{1}+G_{2}+Y} & \frac{G_{2}-G_{1}+Y}{G_{1}+G_{2}+Y}
\end{array}\right]\left[\begin{array}{l}
A_{1} \\
A_{2}
\end{array}\right]
$$

Here $\mathrm{G}_{\mathrm{i}}=1 / \mathrm{R}_{\mathrm{i}}$

We shall restrict the port resistances to be equal, i.e. $R_{1}=R_{2}=R$, and hence we shall have the relation between reflected and incident waves for series arm impedance is

$$
\begin{align*}
& B_{1}=\frac{Z}{2 R+Z} A_{1}+\frac{2 R}{2 R+Z} A_{2}  \tag{3.11}\\
& B_{2}=\frac{2 R}{R_{2}+R_{1}+Z} A_{1}+\frac{Z}{R_{2}+R_{1}+Z} A_{2} \tag{3.12}
\end{align*}
$$

And for shunt arm admittance, the relation between reflected and incident wave are

$$
\begin{align*}
& B_{1}=\frac{-Y}{2 G+Y} A_{1}+\frac{2 G}{2 G+Y} A_{2}  \tag{3.13}\\
& B_{2}=\frac{2 G}{2 G+Y} A_{1}+\frac{-Y}{2 G+Y} A_{2} \tag{3.14}
\end{align*}
$$

We note that the reflected waves arise as linear combinations of incident waves. For example, in the series-arm impedance, we see that $\mathrm{B}_{1}$ is formed by linearly combining $\mathrm{A}_{1}$ and $A_{2}$, and the constants of such a linear combination are themselves transfer ratios of the form $\frac{Z}{2 R+Z}$ and $\frac{2 R}{2 R+Z}$. Thus, we no longer treat the incident voltage waves as waves, but rather as voltages impressed on an appropriate RC active network conceived so that
the reflected voltage waves appear as voltages resulting from such an excitation across some other pairs of terminals. By this means, the relationships can be satisfied.

Equations (3.10) to (3.11) are the basic equation for series arm impedance and equation (3.12) and (3.14) are for shunt arm admittance. For example to obtain wave equation for series inductor put, $\mathrm{Z}=\mathrm{sL}$ in equation (3.10) and (3.11).

## Chapter 4

## Realization of wave active filter using DVCCCTA

This chapter presents systematic design approach for realization of DVCCCTA based wave active filter. As described in the chapter 3, in wave method, the corresponding passive prototype filter is split into two-port subnetworks which are fully described using the wave variables, defined as incident and reflected waves. We use series inductor as a basic element for developing the wave active filter. The wave equivalent of an inductor in series branch is developed using differential voltage current controlled conveyor transconductance amplifier (DVCCCTA), then this basic wave equivalent can be used for other passive element realization by making appropriate connection. The results are verified through SPICE simulation using $0.25 \mu \mathrm{~m}$ TSMC CMOS technology parameters.

### 4.1 Basic Wave Equivalent (Series Inductor)

The wave equivalent of series branch inductor is used as a basic wave equivalent. For series inductor put $\mathrm{Z}=\mathrm{sL}$, in the equation (3.11) and (3.12) and rearranging them we have the following equation

$$
\begin{align*}
& B_{1}=A_{1}-\frac{1}{1+s \tau}\left(A_{1}-A_{2}\right)  \tag{4.1}\\
& B_{2}=A_{2}+\frac{1}{1+s \tau}\left(A_{1}-A_{2}\right) \tag{4.2}
\end{align*}
$$

Where $\tau=\frac{L}{2 R}$, time constant and R is is represents port resistance.
The implementation of wave equations (4.1) and (4.2) require three operations - lossy integration subtraction, summation and subtraction. These operations can easily be realized using DVCCCTA and are explained in the following section.

### 4.1.1 Lossy Integration Subtraction

The structure to implement lossy integration subtraction is depicted in Fig. 4.1. It uses a single DVCCCTA and a grounded capacitor.


Fig. 4.1 Block diagram of lossy integration subtraction using DVCCCTA

Apply KCL at output node, the current through capacitor is
$I_{C}=-\left(I_{Z}+I_{0}\right)$

Then
$V_{0}=-\left(\frac{I_{\mathrm{z}}+I_{0}}{s C}\right)$
$I_{Z}=I_{X}, \quad I_{0}=g_{m} V_{0}$

Put the value of eqn. (4.5) into eqn. (4.4)
$V_{o}=-\left(\frac{I_{X}+g_{m} V_{0}}{s C}\right)$
$V_{o}\left(g_{m}+s C\right)=-I_{X}$
From the port relation of DVCCCTA

$$
\begin{equation*}
V_{X}=V_{i n 1}-V_{i n 2}+I_{X} R_{X} \tag{4.7}
\end{equation*}
$$

From the block diagram of Fig. 4.1, put $V_{X}=0$

Then
$I_{X}=-\left(\frac{V_{i n 1}-V_{i n 2}}{R_{X}}\right)$
Put the value of $\mathrm{I}_{\mathrm{X}}$ in equation (4.6)
$V_{o}=\left(\frac{V_{i n 1}-V_{i n 2}}{1+\tau s}\right)$

Where $\tau=R_{X} C_{d}$ is time constant and $g_{m} R_{X}=1$. Using (4.1), (4.2) and (4.9), the value of $\mathrm{C}_{\mathrm{d}}$ may be computed as
$R_{X} C_{d}=\frac{L}{2 R}$
Assuming $\mathrm{R}_{\mathrm{X}}=\mathrm{R}$, the value of capacitor $\mathrm{C}_{\mathrm{d}}$ may be expressed as
$C_{d}=\frac{L}{2 R^{2}}$

### 4.1.2 Subtraction

The subtraction operation can be easily performed with DVCCCTA as it has two high input impedance terminals. Fig. 4.2 shows the topology that can be used for voltage subtraction. To calculate the output voltage output $\mathrm{V}_{\mathrm{O}}$, apply KCL at output node
$I_{Z}+I_{0}=0$
Put the value of $\mathrm{I}_{\mathrm{Z}}$ and $\mathrm{I}_{\mathrm{O}}$ from equation (4.5)
$I_{X}+g_{m} V_{0}=0$
$V_{o}=-\frac{I_{X}}{g_{m}}$

Put the value of $\mathrm{I}_{\mathrm{X}}$ from equation (4.8)
$V_{o}=V_{i n 1}-V_{\text {in } 2}$ With $g_{m} R_{X}=1$


Fig. 4.2 Block diagram of subtraction using DVCCCTA

### 4.1.3 Summation

The circuit for summation is shown in Fig. 4.3. The first DVCCCTA inverts the inputs $\mathrm{V}_{\text {in2 }}$ which is then subtracted from input $\mathrm{V}_{\mathrm{in} 1}$ by second DVCCCTA to provide output as $V_{o}=V_{i n 1}-\left(-V_{i n 2}\right)$
$V_{o}=V_{i n 1}+V_{i n 2}$ With $g_{m} R_{X}=1$


Fig. 4.3 Block diagram of summation using DVCCCTA

### 4.1.4 Complete Realization of series Inductor

The complete schematic of wave equivalent for series inductor as given by (4.1) and (4.2) can be obtained by cascading the blocks of Fig. 4.1 to 4.3. The arrangement is shown in Fig.
4.4(a) and its symbolic representation is shown in Fig. 4.4(b).

(a)

(b)

Fig. 4.4 (a) Complete schematic of DVCCCTA based wave equivalent of series inductor and (b) its symbolic representation

With the help of this basic wave equivalent, the wave equivalent of other passive component can be obtained by swapping outputs and using signal inversion as shown in table1 and table2.

## Table1

Wave equivalent of Elementary Two Port consisting of series branch element

| Elementary two port | Wave flow diagram | Time <br> Constant | Capacitor in <br> DVCCCTA <br> Integrator |
| :---: | :---: | :---: | :---: |
|  |  | $\tau=\mathrm{L} / 2 \mathrm{R}$ | $\mathrm{C}_{\mathrm{d}}=\mathrm{L} / 2 R^{2}$ |
|  |  | $\tau=2 \mathrm{RC}$ | $\mathrm{C}_{\mathrm{d}}=2 \mathrm{C}$ |
|  |  | $\tau_{1}=\mathrm{L} / 2 \mathrm{R}$ $\tau_{2}=2 \mathrm{RC}$ | $\begin{aligned} & \mathrm{C}_{1 \mathrm{~d}}=\mathrm{L} / 2 R^{2} \\ & \mathrm{C}_{2 \mathrm{~d}}=2 \mathrm{C} \end{aligned}$ |
|  |  | $\tau_{2}=2 \mathrm{RC}$ $\tau_{1}=\mathrm{L} / 2 \mathrm{R}$ | $\begin{aligned} & \mathrm{C}_{1 \mathrm{~d}}=2 \mathrm{C} \\ & \mathrm{C}_{2 \mathrm{~d}}=\mathrm{L} / 2 R^{2} \end{aligned}$ |

## Table2

Wave equivalent of Elementary Two Port consisting of shunt branch element

| Elementary two port | Wave flow diagram | Time <br> Constant | Capacitor in <br> DVCCCTA <br> Integrator |
| :---: | :---: | :---: | :---: |
|  |  | $\tau=\mathrm{RC} / 2$ | $\mathrm{C}_{\mathrm{d}}=\mathrm{C} / 2$ |
|  |  | $\tau=2 \mathrm{~L} / \mathrm{R}$ | $\mathrm{C}_{\mathrm{d}}=2 \mathrm{~L} / \mathrm{R}^{2}$ |
|  |  | $\begin{aligned} & \tau_{1}=\mathrm{RC} / 2 \\ & \tau_{2}=2 \mathrm{~L} / \mathrm{R} \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{1 \mathrm{~d}}=\mathrm{C} / 2 \\ & \mathrm{C}_{2 \mathrm{~d}}=2 \mathrm{~L} / R^{2} \end{aligned}$ |
|  |  | $\begin{aligned} & \tau_{1}=2 \mathrm{~L} / \mathrm{R} \\ & \tau_{2}=\mathrm{RC} / 2 \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{1 \mathrm{~d}}=2 \mathrm{~L} / R^{2} \\ & \mathrm{C}_{2 \mathrm{~d}}=\mathrm{C} / 2 \end{aligned}$ |

### 4.2 Wave equivalent of two port sub network in floating Branch

### 4.2.1 Inductor in series branch

Here we take $\mathrm{L}=1 \mathrm{mH}$.
For $\mathrm{L}=1 \mathrm{mH}$, and $\mathrm{R}=\mathrm{R}_{\mathrm{X}}=1454.3 \Omega$ the value of cut-off frequency is 463 KHz . The value of capacitor used in its wave equivalent is $\mathrm{C}_{\mathrm{d}}=\mathrm{L} / 2 R^{2}=236.4 \mathrm{pf}$. The value of cut-off frequency from the simulated result shown in Fig. 4.5(c) is 462 KHz .


Fig. 4.5(a) two port network of floating inductor

The wave equivalent of floating inductor is shown in Fig. 4.5(b).


Fig. 4.5(b) wave equivalent of floating inductor


Fig. 4.5(c) Frequency response of floating inductor

### 4.2.2 Capacitor in series branch

Here we take $C=100$ pf. For $C=100 p f$, and $R=R_{X}=1454.3 \Omega$, the value of cut-off frequency is 547.18 KHz . The value of capacitor used in its wave equivalent is $\mathrm{C}_{\mathrm{d}}=2 \mathrm{C}=$ 200pf. The value of cut-off frequency from the simulated result shown in Fig. 4.6(c) is 596 KHz.


Fig. 4.6(a) two port network of floating capacitor

The wave equivalent of floating capacitor is shown in Fig. 4.6(b).


Fig. 4.6(b) wave equivalent of floating capacitor


Fig. 4.6(c) Frequency response of floating capacitor

### 4.2.3 LC series in floating fashion

Here we take $\mathrm{L}=1 \mathrm{mH}$ and $\mathrm{C}=5 \mathrm{nf}$ and $\mathrm{R}=\mathrm{R}_{\mathrm{X}}=1454.3 \Omega$. The value of capacitor used in its wave equivalent is $\mathrm{C}_{1 \mathrm{~d}}=\mathrm{L} / 2 R^{2}=236.4 \mathrm{pf}$ and $\mathrm{C}_{2}=2 \mathrm{C}=10 \mathrm{nf}$.


Fig. 4.7(a) two port network of floating LC series

The wave equivalent and the frequency response of floating LC series is shown in Fig. 4.7(b) and Fig. 4.7(c)


Fig. 4.7(b) wave equivalent of floating LC series


Fig. 4.7(c) Frequency response of floating LC series

### 4.2.4 LC parallel in floating fashion

For simulation we take $\mathrm{L}=10 \mathrm{mH}$ and $\mathrm{C}=200 \mathrm{pf}$ and $\mathrm{R}=\mathrm{R}_{\mathrm{X}}=1454.3 \Omega$. The value of capacitor used in its wave equivalent is $\mathrm{C}_{2 \mathrm{~d}}=\mathrm{L} / 2 R^{2}=2364 \mathrm{pf}$ and $\mathrm{C}_{1}=2 \mathrm{C}=400 \mathrm{f}$.


Fig. 4.8(a) two port network of floating LC parallel

The wave equivalent of floating LC parallel is shown in Fig. 4.8(b)


Fig. 4.8(b) wave equivalent of floating LC parallel

The frequency response of floating LC parallel is band reject as shown in Fig. 4.8(c)


Fig. 4.8(c) Frequency response of floating LC parallel

### 4.3 Wave equivalent of two port sub network in shunt (grounded)

## Branch

### 4.3.1 Inductor in shunt branch

Here we take $\mathrm{L}=1 \mathrm{mH}$.
For $\mathrm{L}=1 \mathrm{mH}$, and $\mathrm{R}=\mathrm{R}_{\mathrm{X}}=1454.3 \Omega$ the value of cut-off frequency is 115.73 KHz . The value of capacitor used in its wave equivalent is $\mathrm{C}_{\mathrm{d}}=2 \mathrm{~L} / R^{2}=945.63 \mathrm{pf}$. The value of cut-off frequency from the simulated result shown in Fig. 4.9(c) is 134 KHz .


Fig. 4.9(a) two port network of grounded inductor


Fig. 4.9(b) wave equivalent of grounded inductor

The frequency response of grounded inductor is high pass as shown in Fig. 4.9(c)


Fig. 4.9(c) Frequency response of grounded inductor

### 4.3.2 Capacitor in shunt branch

Here we take $\mathrm{C}=400 \mathrm{pf}$.
For $\mathrm{C}=400 \mathrm{pf}$, and $\mathrm{R}=\mathrm{R}_{\mathrm{X}}=1454.3 \Omega$ the value of cut-off frequency is 547.18 KHz . The value of capacitor used in its wave equivalent is $\mathrm{C}_{\mathrm{d}}=\mathrm{C} / 2=200 \mathrm{pf}$. The value of cut-off frequency from the simulated result shown in Fig. 4.10(c) is 587.74 KHz .


Fig. 4.10(a) two port network of grounded capacitor
The wave equivalent of grounded capacitor is shown in Fig. 4.10 (b).


Fig. 4.10(b) wave equivalent of grounded capacitor


Fig. 4.10(c) Frequency response of grounded capacitor

### 4.3.3 LC series in grounded fashion

For simulation we take $\mathrm{L}=100 \mu \mathrm{H}$ and $\mathrm{C}=1 \mathrm{nf}$ and $\mathrm{R}=\mathrm{R}_{\mathrm{X}}=1454.3 \Omega$. The value of capacitor used in its wave equivalent is $\mathrm{C}_{1 \mathrm{~d}}=\mathrm{L} / R^{2}=94.56 \mathrm{pf}$ and $\mathrm{C}_{2}=\mathrm{C} / 2=500 \mathrm{pf}$.

The frequency response of grounded LC series is band reject as shown in Fig. 4.11(c)


Fig. 4.11(a) two port network of grounded LC series


Fig. 4.11(b) wave equivalent of grounded LC series


Fig. 4.11(c) Frequency response of grounded LC series

### 4.3.4 LC parallel in Capacitor in grounded fashion

For simulation we take $\mathrm{L}=1 \mathrm{mH}$ and $\mathrm{C}=200 \mathrm{pf}$ and $\mathrm{R}=\mathrm{R}_{\mathrm{X}}=1454.3 \Omega$. The value of capacitor used in its wave equivalent is $\mathrm{C}_{2 \mathrm{~d}}=\mathrm{L} / R^{2}=945.63 \mathrm{pf}$ and $\mathrm{C}_{1}=\mathrm{C} / 2=100 \mathrm{pf}$.


Fig. 4.12(a) two port network of grounded LC parallel


Fig. 4.12(b) wave equivalent of grounded LC parallel

The frequency response of grounded LC parallel is band pass as shown in Fig. 4.12(c)


Fig. 4.12(c) Frequency response of grounded LC parallel

### 4.4 Realization of $4^{\text {th }}$ order filter using wave active method

To demonstrate the wave active filter described in chapter 3, a fourth order low pass butterworth filter of Fig. 4.13 has been taken as prototype. The normalized component values are $\mathrm{R}_{\mathrm{s}}=1, \mathrm{~L}_{1}=.7654, \mathrm{~L}_{2}=1.8485, \mathrm{C}_{1}=1.8485, \mathrm{C}_{2}=.7654$ and $\mathrm{R}_{\mathrm{L}}=1$ for maximally flat response. The wave equivalent topology of Fig. 4.13 may be constructed by replacing series inductor and shunt capacitor by wave equivalent of Table 1 and table 2 and is shown in Fig. 4.14. For cut-off frequency $f_{0}=200 \mathrm{KHz}$, the bias currents $\mathrm{I}_{\mathrm{B} 1}$ and $\mathrm{I}_{\mathrm{B} 2}$ are taken as $25 \mu \mathrm{~A}$ and $200 \mu \mathrm{~A}$ respectively. The capacitor values for wave equivalent of series inductors $\left(\mathrm{L}_{1}, \mathrm{~L}_{2}\right)$ and shunt capacitors $\left(\mathrm{C}_{1}, \mathrm{C}_{2}\right)$ are $209.4 \mathrm{pF}, 505.67 \mathrm{pF}$ and $505.67 \mathrm{pF}, 209.4 \mathrm{pF}$ respectively. The topology of Fig. 4.13 has been simulated using DVCCCTA based wave equivalent and inverter as discussed in section 4.2 and 4.3 using $0.25 \mu \mathrm{~m}$ TSMC CMOS technology parameters and power supply of $\pm 1.25 \mathrm{~V}$. Fig. 4.15 and 4.16 show the simulated low pass responses $\left(\mathrm{V}_{\text {out }}\right)$ and its complementary high pass response $\left(\mathrm{V}_{\text {out, }, \mathrm{c}}\right)$ respectively. The achieved cut-off frequency is 213 KHz . The tunability of the filter response by varying bias current $\mathrm{I}_{\mathrm{B} 1}$ from $25 \mu \mathrm{~A}$ to $35 \mu \mathrm{~A}$ and $\mathrm{I}_{\mathrm{B} 2}$ from $200 \mu \mathrm{~A}$ to $280 \mu \mathrm{~A}\left(\mathrm{I}_{\mathrm{B} 2}=8 \mathrm{I}_{\mathrm{B} 1}\right.$ for $\mathrm{g}_{\mathrm{m}} \mathrm{R}_{\mathrm{x}}=1$ ) is also studied through simulations and the results are shown in Fig. 4.17.


Fig. $4.134^{\text {th }}$ order low pass butterworth filter


Fig. 4.14 Wave equivalent of $4^{\text {th }}$ order low pass butterworth filter


Fig. 4.15 low pass response of $4^{\text {th }}$ order filter


Fig. 4.16 complementary high pass response of $4^{\text {th }}$ order filter


Fig. 4.17 Demonstration of electronic tunability of $4^{\text {th }}$ order low pass filter

## Chapter 5

## Operational Simulation of LC Ladder Filter

### 5.1 Introduction

The operational simulation method takes a different approach than topological simulation or wave active method, as in this approach we simulate operation of ladder rather than its component [21]. The circuit equations and voltage- current relationship of each element are written. Then these equations are represented by block diagrams or signal flow graph. Each block represents some analog operation, such as summation, integration etc.
The process of simulating the operation of LC ladder is best explained by the following example from which the general design procedure become clear.

### 5.2 Operational simulation of $4^{\text {th }}$ order low pass filter

To clarify the previous statement, consider the $4^{\text {th }}$ order low pass filter as shown in Fig. 5.1 Apply Kirchhoff‘s law in his circuit

$$
\begin{array}{ll}
V_{1}=V_{\text {in }}-V_{2} & V_{3}=V_{2}-V_{0} \\
I_{2}=I_{1}-I_{3} & I_{4}=I_{3}-I_{5}=I_{3} \tag{5.2}
\end{array}
$$

Here we assumed that $\mathrm{I}_{5}=0$
The V-I relationship for the series and shunt branch for the ladder

$$
\begin{array}{ll}
I_{1}=\frac{V_{1}}{s L_{1}+R_{s}} & I_{3}=\frac{V_{3}}{s L_{2}} \\
V_{2}=\frac{I_{2}}{s C_{1}} & V_{0}=\frac{I_{4}}{s C_{2}+G_{L}} \tag{5.4}
\end{array}
$$



Fig. $5.14^{\text {th }}$ order low pass butterworth filter

To simulate the equations from (5.1) to (5.4), we need the circuit which perform the differences of two voltage or currents, and those that perform the lossy and lossless integration. If we take these circuits and connect them appropriately, all the equation will be realized and the resulting structure will realized the given LC filter.

To develop this process in a mathematical manner so that the results become generally valid, consider the general ladder of Fig. 5.2. The series branch element are labelled by admittance $\mathrm{Y}_{\mathrm{i}}$ and the shunt branch by impedance $\mathrm{Z}_{\mathrm{i}}$


Fig. 5.2 The ladder of Fig. 5.1

The ladder is described by the equations
$I_{1}=Y_{1}\left(V_{\text {in }}-V_{2}\right)$

$$
\begin{align*}
& V_{2}=Z_{1}\left(I_{1}-I_{3}\right)  \tag{5.6}\\
& I_{3}=Y_{2}\left(V_{2}-V_{0}\right)  \tag{5.7}\\
& V_{0}=Z_{2}\left(I_{3}-I_{5}\right)=Z_{2} I_{3} \tag{5.8}
\end{align*}
$$

In the above equations both the voltage and current terms are present. This problem can be solved by scaling the equation by a resistor $R_{p}$. Then we get the following equations

$$
\begin{equation*}
R_{P} I_{1}=R_{P} Y_{1}\left(V_{i n}-V_{2}\right) \quad \rightarrow \quad v_{l 1}=t_{Y 1}\left(V_{i n}-V_{2}\right) \tag{5.9}
\end{equation*}
$$

In the above equation we labelled $\mathrm{R}_{\mathrm{p}} \mathrm{I}_{1}$ by the lower case symbol $\mathrm{v}_{\mathrm{II}}$ and retained the subscript to I to indicate that this voltage was derived from a current in a circuit. We labelled all voltage in the normalized circuit by lower-case $v$. The dimensionless quantity $R_{p} Y_{1}$ is labelled by $t_{Y 1}$ because it is now transfer function. In the same way we obtain from equation (5.6) to (5.8)

$$
\begin{array}{lll}
V_{2}=\frac{Z_{1}}{R_{P}}\left(R_{p} I_{1}-R_{p} I_{3}\right) & \rightarrow & V_{2}=t_{Z 1}\left(v_{11}-v_{13}\right) \\
R_{P} I_{3}=R_{P} Y_{2}\left(V_{2}-V_{0}\right) & \rightarrow & v_{13}=t_{P 2}\left(V_{2}-V_{0}\right) \\
V_{0}=\frac{Z_{2}}{R_{P}} R_{P} I_{3} & \rightarrow & V_{0}=t_{Z 2} v_{13} \tag{5.12}
\end{array}
$$

Where $t_{Y 1}=\frac{1}{s L_{1}+R_{S}}, t_{Z 2}=\frac{1}{s C_{1}}, t_{Y_{2}}=\frac{1}{s L_{2}}, t_{Z 2}=\frac{1}{s C_{2}+\frac{1}{R_{L}}}$
To implement the $4^{\text {th }}$ order low pass filter we have to implement the above equations using DVCCCTA.

### 5.3 Realization using DVCCCTA

To realize the given filter using DVCCCTA we have to realize the equation from (5.9) to (5.12).

To realize equation (5.9) using DVCCCTA, it can be rewritten as

$$
\begin{align*}
& v_{I 1}=\frac{R_{P}}{s L_{1}+R_{S}}\left(V_{i n}-V_{2}\right) \text { Or } \\
& v_{I 1}=\frac{1}{s \frac{L_{1}}{R_{P}}+\frac{R_{s}}{R_{P}}}\left(V_{\text {in }}-V_{2}\right) \tag{5.13}
\end{align*}
$$

This is an equation of lossy integration. To implement this equation we can use the structure of Fig. 4.1.


Fig. 5.3 Block diagram of lossy integrator using DVCCCTA

From equation (4.9) its output voltage is
$v_{l 1}=\frac{1}{s \tau+1}\left(V_{i n}-V_{2}\right)$

On comparing equation (5.13) and (5.14)
$\frac{R_{S}}{R_{P}}=1$ and $\tau=R_{X} C_{d}=\frac{L_{1}}{R_{P}}$
Hence $R_{S}=R_{P}$
If we assume $R_{S}=R_{L}=R_{X}$
Then from equation (5.15)
$R_{P}=R_{X} \quad$ and $\quad C_{d 1}=\frac{L_{1}}{R_{X}{ }^{2}}$

For realizing equation (5.10) using DVCCCTA, it can be rewritten as

$$
\begin{equation*}
V_{2}=\frac{Z_{1}}{R_{P}}\left(v_{I 1}-v_{I 3}\right) \quad \rightarrow \quad V_{2}=\frac{1}{s C_{1} R_{P}}\left(V_{I 1}-V_{I 3}\right) \tag{5.17}
\end{equation*}
$$

This is an equation of lossless integrator; it can be implemented by the block diagram of Fig. 5.4 as


Fig. 5.4 Block diagram lossless integrator sing DVCCCTA
Its output voltage is
$V_{2}=\frac{1}{s \tau}\left(V_{I 1}-V_{I 2}\right)$ where $\tau=R_{X} C_{d 2}$

On comparing equation (5.17) and (5.18)
$R_{X} C_{d 2}=R_{P} C_{1} \rightarrow C_{d 2}=C_{1}$ since $R_{P}=R_{X}$

For the realization of equation (5.11), it can be written as

$$
\begin{equation*}
v_{13}=\frac{R_{P}}{s L_{2}}\left(V_{2}-V_{0}\right) \quad \rightarrow \quad v_{13}=\frac{1}{s \frac{L_{2}}{R_{P}}}\left(V_{2}-V_{0}\right) \tag{5.20}
\end{equation*}
$$

This is again lossless integrator; the block diagram of Fig. 5.4 can be used to implement this equation. Comparing equation (5.17) and (5.20), the value of capacitor can be calculated as
$C_{d 3}=\frac{L_{2}}{R_{X}{ }^{2}}$

Similarly to realize equation (5.12) using DVCCCTA, it can be written as

$$
\begin{equation*}
V_{0}=\frac{1}{s C_{2} R_{P}+\frac{R_{P}}{R_{L}}} v_{13} \tag{5.22}
\end{equation*}
$$

This is lossy integrator, the block diagram of Fig. 5.3 can be used to implement this equation and on comparing equation (5.14) and (5.22), the value of capacitor used in lossless integrator can be calculated as (assuming $\mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{X}}=\mathrm{R}_{\mathrm{P}}$ )

$$
\begin{equation*}
C_{d 4}=C_{2} \tag{5.23}
\end{equation*}
$$

## Complete Realization of $4^{\text {th }}$ order low pass filter

The normalized component values of the filter shown in Fig. 5.1, are $\mathrm{R}_{\mathrm{s}}=1, \mathrm{~L}_{1}=.7654, \mathrm{~L}_{2}=$ $1.8485, \mathrm{C}_{1}=1.8485, \mathrm{C}_{2}=.7654$ and $\mathrm{R}_{\mathrm{L}}=1$. For cut-off frequency $\mathrm{f}_{\mathrm{o}}=200 \mathrm{KHz}$, the bias currents $\mathrm{I}_{\mathrm{B} 1}$ and $\mathrm{I}_{\mathrm{B} 2}$ are taken as $25 \mu \mathrm{~A}\left(\mathrm{R}_{\mathrm{X}}=1454.3 \Omega\right)$ and $200 \mu \mathrm{~A}$ respectively.


Fig. 5.5 Complete realization of $4^{\text {th }}$ order low pass filter using DVCCCTA
The value of used capacitor in DVCCCTA block can be calculated by the equation (5.16), (5.19), (5.21), (5.23) and the value of $\mathrm{C}_{\mathrm{d} 1}, \mathrm{C}_{\mathrm{d} 2}, \mathrm{C}_{\mathrm{d} 3}, \mathrm{C}_{\mathrm{d} 4}$ are 418.817pf 1011.47pf, 1011.47pf, 418.817pf respectively.

The simulation is carried out through $0.25 \mu \mathrm{~m}$ TSMC CMOS technology parameters and power supply of $\pm 1.25 \mathrm{~V}$. The low pass filter response is shown in Fig. 5.6. The achieved cutoff frequency is 196.88 KHz .


Fig. 5.6 Low pass response of $4^{\text {th }}$ order filter

## Chapter 6

## Conclusion

In this thesis a detail study of differential voltage current controlled conveyor transconductance amplifier (DVCCCTA) is presented in Chapter 2.

Higher order filters can be easily designed using the wave method and operational simulation (leapfrog) method. DVCCCTA based high order voltage mode filter based on wave method is presented in chapter 4 and based on operational simulation is presented in chapter 5. In wave method DVCCCTA based series inductor wave equivalent is realized as it is basic building block which is then configured for other passive element realization by making appropriate connections. This structure uses grounded capacitors and possesses electronic tunability of cut-off frequency.

The proposed approach is verified for a $4^{\text {th }}$ order low pass filter through SPICE simulation using $0.25 \mu \mathrm{~m}$ CMOS technology parameters.

## References

[1] TOUMAZOU, C., LIDGEY, F.J., HAIGH, D.G. Analogue IC Design: The current mode approach. IEE Circuits and Systems Series 2, Peter Peregrinus Ltd., 1990.
[2] FERRI, G., GUERRINI, N. C. Low-voltage low-power CMOS current conveyors. London: Kluwer Academic Publishers. 2003
[3] GEIGER, R. L., SANCHEZ-SINENCIO, E. Active filter design using operational transconductance amplifiers: A tutorial. IEEE Circuits and Devices Magazine, 1985, vol. 1 , p. $20-23$.
[4] TOUMAZOU, C., PYNE A. Current feedback opamp: A blessing in disguise?. IEEE Circuits and Devices Magazine, 1994, vol. 10, p. $43-47$.
[5] SEDRA, A. S., SMITH, K.C. A second generation current conveyor and its application. IEEE Transactions on Circuit Theory, 1970, vol. 17, p. 132-134.
[6] AWAD, I. A., SOLIMAN, A. M. Inverting second generation current conveyors: the missing building blocks, CMOS realizations and applications. International Journal of Electronics, 1999, vol. 86, p. 413-432.
[7] FABRE, A., SAAID, O., WIEST, F., BOUCHERON C. High frequency applications based on a new current controlled conveyor. IEEE Transactions on Circuit and Systems I, 1996, vol. 43, p. 82-91.
[8] ELWAN, H. O., SOLIMAN, A. M. Novel CMOS differential voltage current conveyor and its applications. IEE Proceedings - Circuits Devices Systems, 1997, vol. 144, p. 195200.
[9] IBRAHIM, M. A., MINAEI, S., KUNTMAN, H. A 22.5 MHz current-mode KHN-biquad using differential voltage current conveyor and grounded passive elements. International Journal of Electronics and Communication (AEU), 2005, vol. 50, p. 311-318.
[10] TAREK, M., SOLIMAN.A.M. New CMOS DVCC realization and applications to instrumentation amplifier and active RC filters. International Journal of Electronics and Communications (AEU), 2008 doi: 10.1016/j.aeue.2008.11.002.
[11] SOLIMAN, A. M. Low voltage wide range CMOS differential voltage current conveyor and its applications. IEE Proceedings - Contemporary Engineering Sciences, 2008, vol. 1, no.8, p. 105-126.
[12] HASSAN, T. M., SOLIMAN, A. M. New CMOS DVCC realization and applications to instrumentation amplifier and active-C filters, International Journal of Electronics and Communication (AEU), 2010, vol. 64, p. 47-55.
[13] PROKOP, R., MUSIL, V. CCTA - a new modern circuit block and its internal realization. In the Proceedings of International Conference on Electronic devices and systems (IMAPSCZ'05), p. 89-93.
[14] JAIKLA, W., SILAPAN, P., CHANAPROMMA, C., SIRIPRUCHYANUN, M. Practical Implementation of CCTA based on commercial CCII and OTA. In the Proceedings of International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS2008).
[15] SIRIPRUCHYANUN, M., SILPAN, P., JAIKLA, W. Realization of CMOS Current controlled current conveyor transconductance amplifier (CCCCTA) and its applications Journal of active and passive Electronic Devices, 2009, vol. 4, p. 35-53.
[16] SIRIPRUCHYANUN, M., JAIKLA, W. Current controlled current conveyor transconductance amplifier (CCCCTA): a building block for analog signal processing. Electrical Engineering, 2008, vol. 90, p. 443-453.
[17] JANTAKUN, A., PISUTTHIPONG, N., SIRIPRUCHYANUN, M. A synthesis of temperature Insensitive/Electronically Controllable floating simulators based on DVCCTAs. In the Proceedings of 6th International Conference on electrical engineering/ electronics, computer, telecommunications, and information technology (ECTI-CON'09), p. 560-563.
[18] NEETA, P., SAJAL, K.P., VM and CM universal filter based on single DVCCTA. Hindawi Publishing Corporation, 2011, doi:10.1155/2011/929507
[19] NEETA, P., SAJAL, K.P., Analog Filters based on $0.25 \mu \mathrm{~m}$ CMOS Differential Voltage Current Conveyor Transconductance Amplifier (DVCCTA). Power Electronics (IICPE), 2010 India International Conference on, 2011 IEEE, 978-1-4244-7882-8/11.
[20] JAIKLA, W., SIRIPRUCHYANUN, M., LAHIRI, A., Resistorless dual-mode quadrature sinusoidal oscillator using a single active building block. Microelectronics Journal, 2010,doi:10.1016/j.mejo.2010.08.017.
[21] ROLF, S., VALKENBURG. Design of analog filter, Oxford University Press.
[22] SOLIMAN, A. Applications of the current feedback amplifiers. Analog Integrated Circuits and Signal Processing,1996, vol. 11, no. 3, p. 265-302.
[23] WUPPER, H., MEERKOTTER, K. New active filter synthesis based on scattering parameters. IEEE Transactions on Circuits and Systems, 1975, vol. 22, no. 7, p. 594602.
[24] HARITANTIS, I., CONSTANTINIDES, A., DELIYANNIS, T. Wave active filters. IEE Proceedings, 1976, vol. 123, no. 7, p. 676-682.
[25] GEORGIA, K., COSTAS P. Modular filter structures using CFOA. Radio engineering, 2010, vol.19, no. 4, p. 662-666.
[26] SPANIDOU, A., and PSYCHALINOS, C., Current Amplifier based Wave Filter. IEEE Trans. Circuit Systems Signal Processing, 2005, vol. 24, No. 3, P.303-313.
[27] P., NEETA, K., PRAVEEN, Differential Voltage Current Conveyor Transconductance Amplifier based Wave active filters. Journal of Electron devices, 2011, vol. 10, p. 429432.

## Appendix-A

## Aspect ratio of transistors used in DVCCCTA

| Transistors | Aspect ratio <br> $(\mathbf{W}(\boldsymbol{\mu m}) / \mathrm{L}(\boldsymbol{\mu m}))$ |
| :--- | :--- |
| $\mathrm{M}_{1}, \mathrm{M}_{4}, \mathrm{M}_{9}, \mathrm{M}_{11}-\mathrm{M}_{15}, \mathrm{M}_{30}-\mathrm{M}_{31}$ | $3 / 0.25$ |
| $\mathrm{M}_{2}, \mathrm{M}_{3}, \mathrm{M}_{5}, \mathrm{M}_{6}$ | $1 / 0.25$ |
| $\mathrm{M}_{7}-\mathrm{M}_{8}, \mathrm{M}_{20}-\mathrm{M}_{23}, \mathrm{M}_{26}, \mathrm{M}_{28}-\mathrm{M}_{29}$ | $5 / 0.25$ |
| $\mathrm{M}_{10}$ | $12.5 / 0.25$ |
| $\mathrm{M}_{16}-\mathrm{M}_{17}$ | $8 / 0.25$ |
| $\mathrm{M}_{18}-\mathrm{M}_{19}$, | $5 / 0.25$ |
| $\mathrm{M}_{24}-\mathrm{M}_{25}$, | $5 / 0.25$ |
| $\mathrm{M}_{27}$ | $4.35 / 0.25$ |

## Appendix-B

## $.25 \mu \mathrm{~m}$ TSMC CMOS Technology Parameter

.MODEL NMOS NMOS (LEVEL = 3

| + TOX $=5.7 \mathrm{E}-9$ | NSUB $=1 \mathrm{E} 17$ | GAMMA $=0.4317311$ |
| :---: | :---: | :---: |
| $+\mathrm{PHI}=0.7$ | $\mathrm{VTO}=0.4238252$ | DELTA $=0$ |
| + UO $=425.6466519$ | ETA $=0$ | THETA $=0.1754054$ |
| $+\mathrm{KP}=2.501048 \mathrm{E}-4$ | VMAX $=8.287851 \mathrm{E} 4$ | KAPPA $=0.1686779$ |
| $+\mathrm{RSH}=4.062439 \mathrm{E}-3$ | NFS $=1 \mathrm{E} 12$ | TPG $=1$ |
| $+\mathrm{XJ}=3 \mathrm{E}-7$ | $\mathrm{LD}=3.162278 \mathrm{E}-11$ | $\mathrm{WD}=1.232881 \mathrm{E}-8$ |
| $+\mathrm{CGDO}=6.2 \mathrm{E}-10$ | CGSO $=6.2 \mathrm{E}-10$ | $\mathrm{CGBO}=1 \mathrm{E}-10$ |
| + CJ = 1.81211E-3 | $\mathrm{PB}=0.5$ | $\mathrm{MJ}=0.3282553$ |
| + CJSW = 5.341337E-10 | MJSW $=0.5$ ) |  |
| .MODEL PMOS PMOS (LEVEL $=3$ |  |  |
| + TOX $=5.7 \mathrm{E}-9$ | NSUB $=1 \mathrm{E} 17$ | GAMMA $=0.6348369$ |
| $+\mathrm{PHI}=0.7$ | VTO $=-0.5536085$ | DELTA $=0$ |
| $+\mathrm{UO}=250$ | ETA $=0$ | THETA $=0.1573195$ |
| $+\mathrm{KP}=5.194153 \mathrm{E}-5$ | VMAX $=2.295325 \mathrm{E} 5$ | KAPPA $=0.7448494$ |
| $+\mathrm{RSH}=30.0776952$ | $\mathrm{NFS}=1 \mathrm{E} 12$ | TPG $=-1$ |
| $+\mathrm{XJ}=2 \mathrm{E}-7$ | LD $=9.968346 \mathrm{E}-13$ | WD $=5.475113 \mathrm{E}-9$ |
| $+\mathrm{CGDO}=6.66 \mathrm{E}-10$ | CGSO $=6.66 \mathrm{E}-10$ | $\mathrm{CGBO}=1 \mathrm{E}-10$ |
| $+\mathrm{CJ}=1.893569 \mathrm{E}-3$ | $\mathrm{PB}=0.9906013$ | $\mathrm{MJ}=0.4664287$ |
| + CJSW $=3.625544 \mathrm{E}-10$ | MJSW = 0.5 ) |  |

